Comparison of Two RCA Implementations

Abstract

- Two implementations of RCA (Ripple Carry Adder) static circuit are introduced—CMOS and TG logic circuit.
- By means of HSPICE simulation in transistor schematic level, measure and compare their performances, included area, propagation delay, power consumption and glitch.
- TG logic circuit will be further analyzed and tested.
- Drawing layout and simulating again after extraction.
- An optimal circuit proposal is presented.

1.1 Background

- Transistor-level ASIC cells are the essential element on a single silicon chip, either a small chip or a large chip.
- Implement a 4-bit full adder in transistor-level by using CMOS static circuit.
- The arithmetic of addition is the most important core parts of processors.
- The design of a high performance addition circuit is of prime interest
- AT² is a goal in the project. It means area and delay will be optimized at the same time, but delay takes more weigh.

The aim of the design is a 4-bit full adder. Input two 4-bit numbers A & B. Output is 4-bit sum and a carry. The requirements are given below:

 Performance Measure: Area-A, Time-T, Power-P, or AT² as circuit performance
 Testing: Choose an optimum test vector to test your design

- 3. Noise Margins: You are free to choose your logic swing. The noise margins should be at least is 10% of the voltage swing. Make sure you validate this for any gate design you undertake.
- 4. Rise and Fall times: All input signals and clocks have rise and fall times of less than 500 psec. The rise and fall times of the output signals (10% to 90%) should not exceed 1.5 nsec.

5. Simulation: Make sure you perform logic simulation, Circuit Simulation, and re_simulate your extracted circuit after circuit extraction

 Layout: Layout your design fully. Perform DRC (design rules check). Extract your design and simulate it again to obtain your performance measures.



Figure 1.1 Schematic diagram of a 4-bit adder



2. A brief introduction to Ripple Carry Adder

1-bit Full-adder



Figure 2.1 Gate schematic for full adder implementation

2. A brief introduction to Ripple Carry Adder

 Reuse carry term to implement full adder



Figure 2.2 1bit full adder CMOS complementary implementation

2. A brief introduction to Ripple Carry Adder

Ripple Carry Adder

An n-bit adder may be constructed by cascading n 1-bit full-adders, as shown in figure. This is called a Ripple Carry Adder. It is one kind of bit-parallel adder.



Implementation and optimization

CMOS complementary implementation: single-bit full-adder is implemented according to above two figures. The carry will be reused to reduce the circuit area, so the carry block cascade with the sum block to compose one single-bit full-adder cell.

Implementation and optimization

Transmission Gate implementation: the implementation of single-bit transmission gate fulladder is rather different from CMOS. Its basic element is an exclusive-or (XOR) gate. The schematic for this XOR is shown in below figure. By reversing the connections of A and –A, an exclusivenor (XNOR) gate is constructed.

Implementation and optimization



(a) XOR Gate

(b) Logic architecture Figure 3.1 Transmission Gate implementation

Optimizations guideline

1. Arrange the transistors switched by the carry in signal (C) close to the output. This will enable the input signals to settle the gate such that the C transistors are least influenced by body effect.

2. Make all transistors in the sum gate whose gate signals are connected to CARRY minimum size. This minimizes the capacitive load on this signal. Keep routing on this signal to a minimum and minimize the use of diffusion as a routing layer.

Optimizations guideline

3. Sizing of series transistors can be determined by simulation. It may or may not pay to increase size of the series n-transistors and p-transistors. For instance, it may not pay to increase the size of the series transistors connected to A and B in the carry gate in a ripple carry adder, because these signals will have time to settle in the upper bits of the adder while the carry is rippling. It may be of advantage to increase the size of the C transistors in the carry gate to override the effects of stray capacitance. For a parallel adder, the SUM gate transistors may be make minimum size.

Optimizations guideline

4. It is difficult to size the transmission gate logic. The best way is to do simulation.

5. Increasing the buffer size can refine the output waves shape and eliminate glitch efficiently. However, the drawback is increment of the propagation delay.

Simulation result

The simulation is done in HSPICE Level3 Model, 0.5 µ m process.

-Simulation environment setting: Temperature: 25°C Power supply voltage: 3.3 Volt

Simulation result

-Test vector Time: from=0ns, to=100ns Pulse width: 5ns Input tr&tf (rise time and fall time): case1—10ps, case2—250ps

Simulation result

- The test vector is determined by the following factor:
- I. Check the circuit input and output logic
- functions properly.
- 2. Measure the average and transient power value relative accurate.

3. Include the worst-case input to determine the delay.

Simulation result

CCT Logic Struture	Area (µm²)	Total# of Transistor	Input tr,tf (ps)	Tp(max) (ns)	Power (mW) Average	Power (mW) Max	AT	AT ²	DP
CMOS (Normal)	305.76	112	10	1.3	0.695	19.5	397.49	516.73	0.9035
			250	1.3	0.784	9.06	397.49	516.73	1.0192
CMOS (Optimized)	262.08	108	10	0.9	0.33	13.3	235.87	212.28	0.297
			250	0.9	0.372	4.94	235.87	212.28	0.3348
TG (Normal)	280.8	104	10	1.7	0.624	22.2	477.36	811.51	1.0608
			250	1.8	0.749	7.98	505.44	909.79	1.3482
TG (Optimized)	212.16	100	10	1.4	0.452	17.3	297.02	415.83	0.6328
		100	250	1.5	0.504	5.91	318.24	477.36	0.756

Table 3.1 4-bit RCA performance comparison of CMOSand TG logic (min size)

Simulation result

CCT Logic Struture	Area (µm²)	Transistor	Input tr,tf (ps)	Tp(max) (ns)	Power (mW) Average	Power (mW) Max	AT	AT ²	DP
CMOS (2/1)	393.12	108	10	0.8	0.695	19.5	314.50	251.60	0.556
			250	0.8	0.784	9.06	314.50	251.60	0.6272
TG (2/1)	280.8	100	10	0.9	0.452	17.3	252.72	227.45	0.4068
			250	1	0.504	5.91	280.80	280.80	0.504

Table 3.2 4-bit RCA performance comparison of CMOSand TG logic (Wp/Wn=2/1)

Simulation result

Note:

- 1. Assume all transistor's drain and source length Ls=Ld=1 µ m, width W=Wmin.
- 2. Transistor's area=Area|gate+Area|drain+Area|source
- 3. The buffer size has been readjusted in terms of the glitch of the output wave.
- 4. Propagation delay (Tp) is counted from the first input time to the last output time. In the case of CMOS logic, the first input is A(0) or Cin, the last output is SUM(3). Measure from 50% voltage to 50% voltage.
 5. Delay is examined in the worst case.

Delay



Figure 4.1 Critical path in a 4-bit ripple-carry adder

Note: delay from carry-in to carry-out is more important than from A to carry-out or from carry-in to SUM, because the carry-propagation chain will determine the latency of the whole circuit for a Ripple-Carry adder.

Delay

The latency of a 4-bit ripple carry adder can be derived by considering the above worst-case signal propagation path. We can thus write the following expression:

 $\frac{T_{\text{RCA-4bit}}}{T_{\text{FA}}} = \frac{T_{\text{FA}}(A0, B0 \rightarrow Cout) + 2^*}{(Cin \rightarrow S3)} T_{\text{FA}} \quad (Cin \rightarrow Cout) + 2^*$

And, it is easy to extend to k-bit RCA: $T_{\text{RCA-4bit}} = T_{\text{FA}}(A0,B0 \rightarrow Cout) + (K-2)^* T_{\text{FA}}$ $(Cin \rightarrow Cout) + T_{\text{FA}} \quad (Cin \rightarrow S_{k-1})$

Delay

Table 4.1 Simulation delay of 1-bit full adder (min size)

CCT Logic	CCT Logic CMOS (Normal)		CMOS (Optimized)	TG (!	Normal)	TG (Optimized)		
Input tr,tf	10ps	250ps	10ps	250ps	10ps	250ps	10ps	250ps	
Delay(ps) A,B-SUM	350	350	250	250	450	480	380	400	
Delay(ps) Cin-SUM	350	350	250	250	420	460	350	370	
Delay(ps) Cin-Cout	300	300	200	200	420	460	350	370	
4-bit RCA propagation delay(ps)	1300	1300	900	900	1710	1860	1430	1510	
8-bit RCA propagation delay(ps)	2500	2500	1700	1700	3390	3700	2830	2990	

Delay

-Comparing the simulation result in Table3.1 the case of 4-bit RCA, the propagation delay of CMOS logic is faster than that of TG logic.

-Carry delay of CMOS logic is smaller than that of TG logic

-TG logic is more sensitive for the input slope than the CMOS logic from the point of view delay.

Power Dissipation

-The average power consumption is given by

$$Pavg = 1/T \int_0^T Pt(t) dt$$

Where *T* is the computing period, which is set to 100*ns* in program; *Pt* is the circuit transition power

The simulation result indicates the power dissipation of CMOS logic is lightly smaller than that of TG logic.

Area

-The number of transistor of TG logic is less than that of CMOS logic, so its area is smaller.

•AT, **AT**²,**D**P

These products are commonly used to evaluate one circuit performance.

A=Area, T=Time (delay), D=Delay, P=Power

Choosing one or some of these products for one circuit's performance specifications:

-The CMOS logic has better performance in AT and AT^2 measurement

-CMOS and TG logic almost have the same weigh in *DP* measurement

-CMOS logic shows more advantages in performance *AT* and *AT*² due to smaller delay of carry-in to carry-out in a long series 1-bit adder chain.

-the performance of sized TG logic (Wp/Wn=2/1) approaches the minimum size CMOS in *AT* and *AT*².

Decision

So far, we discuss several simulation results of CMOS and TG logic static circuit for a 4-bit ripple-carry adder. They both have advantages and disadvantages in the different ways.

From the point of view of AT^2 , CMOS logic outweighs TG logic. It is known that CMOS logic has the minimum propagation delay when its Wp/Wn=(μ n/ μ p)^{1/2}

TG logic (optimized delay) for our ultimate scheme to do the further simulation to validate this hypothesis

5. Layout Analysis

Layout consideration

The main objective associated with layout design is to obtain a circuit with optimum yield as small an area as possible without compromising reliability of circuit. Design rules represent the best possible compromise between performance and yield. The more conservative the rules are, the more likely it is that the circuit will function.

The flow of design is

1-bit adder layout \rightarrow **4-bit** adder layout \rightarrow I/O drivers and PADs.



Layout consideration



1 bit adder layout (Area: $45x28 \mu m^2$)



Layout consideration



4 bits adder layout (Area: $102x62 \mu m^2$)



Post-Layout simulation result

Extract from layout to generate the corresponding cell and carry out its simulation



5. Layout Analysis

Post-Layout simulation result

Extract from layout to generate the corresponding cell and carry out its simulation

Table5.1 Post-layout Simulation results and circuitspecifications(4bit adder)

Area (⊯m²)	Static current	Pavg/Pt (mW)	Transistor	V _{OH} (Volt)	V _{QL} (Volt)	NM _H (Volt)	NM _L (Volt)	Tr	Tf	Тр
6324	0	8.2	104	3.3	0	1.5	0.8	800ps	600ps	2.4ns

The result shows the big difference in power consumption between schematic simulation and post-layout simulation.

6. Conclusion

Two logic structures, CMOS complementary and Transmission Gate for design a 4-bit ripple-carry adder

Two schemes (normal and optimized) are used to construct the different circuit for each logic structure respectively.

Compare their performance such as delay and power dissipation by simulation. They exhibit advantages and disadvantages in different aspects For the case of 4-bit ripple-carry adder, TG logic shows the smaller area, and CMOS logic illustrates the better performance in delay, AT, AT^2 , and little difference in power consumptions.

□ For either CMOS logic or TG logic, it is necessary to size the transistor to get the optimum performance parameter

TG logic can construct a circuit more flexibly, for instance it is easy to have the inverted or non-inverted signal in the output, whereas CMOS logic only has the inverted signal output.

When the slope of input signal is changed, TG logic is sensitive in delay, whereas CMOS logic is sensitive in glitch.