Parallel prefix adders

Kostas Vitoroulis, 2006. Presented to Dr. A. J. Al-Khalili. Concordia University.

Overview of presentation

- Parallel prefix operations
- Binary addition as a parallel prefix operation
- Prefix graphs
- Adder topologies
- Summary

Parallel Prefix Operation

Terminology background:

- Prefix: The outcome of the operation depends on the initial inputs.
- Parallel: Involves the execution of an operation in parallel. This is done by segmentation into smaller pieces that are computed in parallel.
- Operation: Any arbitrary primitive operator " " " that is associative is parallelizable
 - it is fast because the processing is accomplished in a parallel fashion.


Example: Associative operations are parallelizable

Consider the logical OR operation: a + b


The operation is associative:

$$a + b + c + d = (((a + b) + c) + d) = ((a + b) + (c + d))$$

Serial implementation:



Parallel implementation:



Mathematical Formulation: Prefix Sum

Operator: " ° "

← this is the unary operator known as "scan" or "prefix sum"

Input is a vector:

$$A = A_n A_{n-1} \dots A_1$$

Output is another vector:

$$B = B_n B_{n-1} \dots B_1$$
where
$$B_1 = A_1$$

$$B_2 = A_1 \circ A_2$$

$$B_n = A_1 \circ A_2 \dots \circ A_n$$

← B_n represents the operator being applied to all terms of the vector.

Example of prefix sum

Consider the vector: $\mathbf{A} = \mathbf{A}_{n} \mathbf{A}_{n-1} \dots \mathbf{A}_{1}$ where element \mathbf{A}_{i} is an integer

The "*" unary operator, defined as:

$$^*A = B$$

With

$$B = B_n B_{n-1} \dots B_1$$

$$B_1 = A_1$$

$$B_2 = A_1 * A_2$$

$$B_3 = A_1 * A_1 * A_3$$


. . .

and '*' here is the integer addition operation.


Example of prefix sum

Calculation of *A, where A = 654321 yields:

Because the summation is associative the calculation can be done in parallel in the following manner:



Binary Addition



This is the pen and paper addition of two 4-bit binary numbers **x** and **y**. **c** represents the generated carries. **s** represents the produced sum bits.

A stage of the addition is the set of **x** and **y** bits being used to produce the appropriate sum and carry bits. For example the highlighted bits **x**₂, **y**₂ constitute stage 2 which generates carry **c**₂ and sum **s**₂.

Each stage i adds bits a_i , b_i , c_{i-1} and produces bits s_i , c_i The following hold:

a _i	b _i	C _i	Comment:	Formal definition:
0	0	0	The stage "kills" an incoming carry.	"Kill" bit: $k_i = \overline{x_i + y_i}$
0	1	C _{i-1}	The stage "propagates" an incoming carry	"Propagate" bit: $p_i = x_i \oplus y_i$
1	0	C _{i-1}	The stage "propagates" an incoming carry	
1	1	1	The stage "generates" a carry out	"Generate" bit: $g_i = x_i \bullet y_i$

Binary Addition

a _i	b _i	C _i	Comment:	Formal definition:
0	0	0	The stage "kills" an incoming carry.	"Kill" bit: $k_i = \overline{x_i + y_i}$
0	1	C _{i-1}	The stage "propagates" an incoming carry	"Propagate" bit:
1	0	C _{i-1}	The stage "propagates" an incoming carry	$p_i = x_i \oplus y_i$
1	1	1	The stage "generates" a carry out	"Generate" bit: $g_i = x_i \bullet y_i$

The carry c_i generated by a stage i is given by the equation:

$$c_i = g_i + p_i \cdot c_{i-1} = x_i \cdot y_i + (x_i \oplus y_i) \cdot c_{i-1}$$

This equation can be simplified to:

$$c_i = x_i \cdot y_i + (x_i + y_i) \cdot c_{i-1} = g_i + a_i \cdot c_{i-1}$$


The "a_i" term in the equation being the "alive" bit.

The later form of the equation uses an OR gate instead of an XOR which is a more efficient gate when implemented in CMOS technology. Note that:


$$a_i = \overline{k_i}$$

Where k_i is the "kill" bit defined in the table above.


The CLA adder has the following 3-stage structure:



The pre-calculation stage is implemented using the equations for p_i, g_i shown at a previous slide:



Alternatively using the "alive" bit:




Note the symmetry when we use the "propagate" or the "alive" bit... We can use them interchangeably in the equations!

The carry calculation stage is implemented using the equations produced when unfolding the recursive equation:


$$c_i = g_i + p_i \cdot c_{i-1} = g_i + a_i \cdot c_{i-1}$$

$$\begin{split} c_0 &= g_0 \\ c_1 &= g_1 + p_1 \cdot g_0 \\ c_2 &= g_2 + p_2 \cdot c_1 = g_2 + p_2 \cdot \left(g_1 + p_1 \cdot g_0\right) \\ &= g_2 + p_2 \cdot g_1 + p_2 \cdot p_1 \cdot g_0 \\ &= tc \dots \end{split}$$



The final sum calculation stage is implemented using the carry and propagate bits c_i,p_i:

$$s_i = p_i \oplus c_{i-1}$$
, with $p_i = x_i \oplus y_i$
Note:
 $s_i = g_i + a_i \cdot c_{i-1}$, with $a_i = x_i + y_i$



■ If the 'alive' bit a_i is used the final sum stage becomes more complex as implied by the equations above.

Binary addition as a prefix sum problem.

- We define a new operator: " ° "
- Input is a vector of pairs of 'propagate' and 'generate' bits:

$$(g_n, p_n)(g_{n-1}, p_{n-1})...(g_0, p_0)$$

Output is a new vector of pairs:

$$(G_n, P_n)(G_{n-1}, P_{n-1})...(G_0, P_0)$$

Each pair of the output vector is calculated by the following definition:

$$(G_i, P_i) = (g_i, p_i) \circ (G_{i-1}, P_{i-1})$$

Where:

$$(G_0, P_0) = (g_0, p_0)$$

 $(g_x, p_x) \circ (g_y, p_y) = (g_x + p_x \cdot g_y, p_x \cdot p_y)$
with +, being the OR, AND operations

Binary addition as a prefix sum problem.

- Properties of operator " ° ":
 - ☐ Associativity (hence parallelization)
 - Easy to prove based on the fact that the logical AND, OR operations are associative.
 - □ With the definition:

$$(G_i, P_i) = (g_i, p_i) \circ (G_{i-1}, P_{i-1})$$

Where $(G_1, P_1) = (g_1, p_1)$

G_i becomes the carry signal at stage i of an adder. Illustration on next slide.

The operation is idempotent


$$(g_x, p_x) \circ (g_x, p_x) = (g_x + p_x \cdot g_x, p_x \cdot p_x) = (g_x, p_x)$$

Which implies

$$(G_{i:j}, P_{i:j}) = (G_{i:n}, P_{i:n}) \circ (G_{m:j}, P_{m:j})$$

Where $i \ge j$ and $m \ge n$

Binary Addition as a prefix sum problem.



With: Where:
$$(G_i, P_i) = (g_i, p_i) \circ (G_{i-1}, P_{i-1}) \quad (G_0, P_0) = (g_0, p_0)$$

$$(g_x, p_x) \circ (g_y, p_y) = (g_x + p_x \cdot g_y, p_x \cdot p_y)$$
 The familiar We have: carry bit generating equations for stage i
$$(G_1, P_1) = (g_1, p_1)$$
 equations for stage i in a CLA adder.
$$(G_2, P_2) = (g_2, p_2) \circ (G_1, P_1) = (g_2 + p_2 \cdot g_1, p_2 \cdot p_1)$$
 in a CLA adder.
$$(G_3, P_3) = (g_3, p_3) \circ (G_2, P_2) = (g_3 + p_3 \cdot (g_2 + p_2 \cdot g_1), p_3 \cdot p_2 \cdot p_1)$$

$$= (g_3 + p_3 \cdot g_2 + p_3 \cdot p_2 \cdot g_1), p_3 \cdot p_2 \cdot p_1)$$
 etc...

Addition as a prefix sum problem.

Conclusion:

The equations of the well known CLA adder can be formulated as a parallel prefix problem by employing a special operator " ° ".


This operator is associative hence it can be implemented in a parallel fashion.

A Parallel Prefix Adder (PPA) is equivalent to the CLA adder... The two differ in the way their carry generation block is implemented.

In subsequent slides we will see different topologies for the parallel generation of carries. Adders that use these topologies are called *Parallel Prefix Adders*.

Parallel Prefix Adders


The parallel prefix adder employs the 3-stage structure of the CLA adder. The improvement is in the carry generation stage which is the most intensive one:




Calculation of carries – Prefix Graphs

The components usually seen in a prefix graph are the following:

processing component:




$$(g_{out}, p_{out}) = (g_{in_1} + p_{in_1} \cdot g_{in_2}, p_{in_1} \cdot p_{in_2})$$



$$(g_{out}, p_{out}) = (g_{in}, p_{in})$$

Prefix graphs for representation of Prefix addition

Example: serial adder carry generation represented by prefix graphs




Key architectures for carry calculation:

- 1960: J. Sklansky conditional adder
- 1973: Kogge-Stone adder
- 1980: Ladner-Fisher adder
- 1982: Brent-Kung adder
- 1987: Han Carlson adder
- 1999: S. Knowles


Other parallel adder architectures:

- 1981: H. Ling adder
- 2001: Beaumont-Smith

1960: J. Sklansky – conditional adder




1960: J. Sklansky – conditional adder




- The Sklansky adder has:
 - Minimal depth
 - ☐ High fan-out nodes

1973: Kogge-Stone adder




- The Kogge-Stone adder has:
 - Low depth
 - □ High node count (implies more area).
 - ☐ Minimal fan-out of 1 at each node (implies faster performance).

1980: Ladner-Fischer adder




- The Ladner-Fischer adder has:
 - Low depth
 - ☐ High fan-out nodes
 - This adder topology appears the same as the Schlanskly conditional sum adder. Ladner-Fischer formulated a parallel prefix network design space which included this minimal depth case. The actual adder they included as an application to their work had a structure that was slightly different than the above.

1982: Brent-Kung adder




- The Brent-Kung adder is the extreme boundary case of:
 - Maximum logic depth in PP adders (implies longer calculation time).
 - □ Minimum number of nodes (implies minimum area).

1987: Han Carlson adder




- The Han-Carlson adder combines the Brent-Kung and Kogge-Stone structures into a hybrid structure.
 - Efficient
 - Suitable for VLSI implementation.

1999: S. Knowles



An interesting taxonomy:




1981: H. Ling adder


Ling Adders are a different family of adders. They can still be formulated as prefix adders.

Ling adders differ from the "traditional" PP adders in that:

- They are based on a different set of equations.
- The new set of equations introduces the following tradeoffs:



2001: Beaumont-Smith




- The Beaumont-Smith adders incorporate nodes that can accept more than a pair of inputs and produce the carry calculation.
- These 'higher valency' nodes are optimized circuits for a specific technology (CMOS).
- The above topology is a Beaumont-Smith tree based on the Kogge-Stone architecture

Summary (1/3)

The parallel prefix formulation of binary addition is a very convenient way to formally describe an entire family of parallel binary adders.

Summary (2/3)

A parallel prefix adder can be seen as a 3-stage process:



- There exist various architectures for the carry calculation part.
- Trade-offs in these architectures involve the
 - area of the adder
 - its depth
 - the fan-out of the nodes
 - □ the overall wiring network.

Summary (3/3)

- Variations of parallel adders have been proposed. These variations are based on:
 - Modifying the carry generation equations and reformulating the prefix definition (Ling)
 - Restructuring the carry calculation trees based by optimizing for a specific technology (Beaumond-Smith)
 - □ Other optimizations.

References:

Beaumont-Smith, Cheng-Chew Lim, "Parallel Prefix Adder Design", IEEE, 2001

Han, Carlson, "Fast Area-Efficient VLSI Adders, IEEE, 1987

Dimitrakopoulos, Nikolos, "High-Speed Parallel-Prefix VLSI Ling Adders", IEEE 2005

Kogge, Stone, "A Parallel Algorithm for the Efficient solution of a General Class of Recurrence equations", IEEE, 1973

Simon Knowles, "A Family of adders", IEEE, 2001

Ladner, Fischer, "Parallel Prefix Computation", ACM, 1980

Brent, Kung, "A regular Layout for Parallel Adders", IEEE, 1982

- H. Ling, "High-Speed Binary Adder", IBM J. Res. And Dev., 1980
- J. Sklansky, "Conditional-Sum Addition Logic", IRE transactions on computers, 1960
- D. Harris, "A Taxonomy of Parallel Prefix Networks", IEEE, 2003