Design of a 4-bit comparator

Xin Dong    ID: 5774985
Minghai Peng  ID: 6123589
ABSTRACT

The goal of this project for the course COEN 6511 is to design a 4-bit comparator, aiming to master the techniques of ASIC design.

The details of designing a 4-bit comparator are given in this report. It involves the methodology, circuit implementation, schematic simulation, layout and packaging.

We start from logic gate level, go up to the circuit level and then draw the layout in the environment of CMOSI5 in which the minimum drawing layout size is 0.6μ. Finally we extract the layout as a symbol in the schematic for re-simulation to obtain the results of the performance measure. In designing, propagation delay, Area (A) and power are considered. All parameters of circuit are decided and the circuit plot and waveform are produced, and we would test and verify every part of the CMOS circuit developed by Cadence development tools. The test results from simulation can meet the requirement. It means that the logic design, schematic and layout are correct, and our project can satisfy the requirements.
1. Introduction

1.1 Description of the project

The goal is the design of a 4-bit comparator. Input two 4-bit numbers A & B. Output is 3-bit (A<B, A>B and A=B). We may use any comparison form and any logic form static, dynamic, or any variation of these or within these families.

1.2 Performance Measures:

(1) Area (A), Time (T), Power (P), or AT^2 are used as circuit performance. Initially we are allowed to specify anyone of these factors to optimize our design.

(2) Testing: Choose an optimum test vector to test the design.

(3) Noise Margins: we are free to choose logic swing. The noise margins should be at least 10% of the voltage swing.

(4) Rise and Fall times: All input signals and clocks have rise and fall times of less than 500 psec. The rise and fall times of the output signals (10% to 90%) should not exceed 1.5 nsec.

(5) Load capacitance: Each output bit of the comparator should have a 20 fF load.

1.3 Simulation:

Perform logic simulation, Circuit Simulation, and re-simulate the extracted circuit after circuit extraction.

1.4 Layout:

Layout two gates of your design fully.
Perform DRC.
Extract the design and simulate it again and characterize these gates.

We are allowed to use any library cell from CADENCE. We are to perform DRC on the final design, extract it and simulate it again to obtain performance measures. Then we are to place and route the complete chip including all I/O drivers and PADs. Give a complete specification for the circuit.

1.5 Design Kit and process technology

We develop our project by using the Schematic Editor and the Analog Artist simulation tools available from Cadence package (CMOSIS5 design kit). The CMOSIS5 design kit is based on the Hewlett-Packard CMOS14TB process. This is a high-speed, high-density 0.5 micron CMOS process that features a 0.6 micron drawn gate length optimized for 3.3 V operation.
2 Logic design for 4-bit comparator

2.1 logic design procedure

Magnitude comparator is a combinational circuit that compares two numbers and determines their relative magnitude. A comparator is shown as figure 2.1. The output of comparator is usually 3 binary variables indicating:

\[
\begin{align*}
& \text{A} > \text{B} \\
& \text{A} = \text{B} \\
& \text{A} < \text{B}
\end{align*}
\]

![1-bit comparator](image)

For a 2-bit comparator (Figure 2.2), we have four inputs A1A0 and B1B0 and three outputs:

- E (is 1 if two numbers are equal)
- G (is 1 when A > B) and
- L (is 1 when A < B)

![2-bit comparator](image)

If we use truth table and KMAP, the result is

\[
\begin{align*}
\text{E} &= \text{A}'\text{1A}'\text{0B}'\text{1B}'0 + \text{A}'\text{1A0B}'\text{1B0} + \text{A1A0B1B0} + \text{A1A0B1B}'0 \\
\text{G} &= \text{A1B}'1 + \text{A0B}'1\text{B0} + \text{A1A0B}'0 \\
\text{L} &= \text{A}'\text{1B1} + \text{A}'\text{1A0B0} + \text{A0B1B0}
\end{align*}
\]

Here we use simpler method to find E (called X) and G (called Y) and L (called Z)

1. A=B if all Ai = Bi
Table 2.1

<table>
<thead>
<tr>
<th>Ai</th>
<th>Bi</th>
<th>Xi</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

It means $X_0 = A_0B_0 + A'_0B'_0$ and 
$X_1 = A_1B_1 + A'_1B'_1$

If $X_0=1$ and $X_1=1$ then $A_0=B_0$ and $A_1=B_1$
Thus, if $A=B$ then $X_0X_1 = 1$ it means

$$X = (A_0B_0 + A'_0B'_0)(A_1B_1 + A'_1B'_1)$$

since $(x \oplus y)' = (xy + x'y')$

$$X = (A_0 \oplus B_0)'(A_1 \oplus B_1)' = ((A_0 \oplus B_0) + (A_1 \oplus B_1))'$$

It means for $X$ we can NOR the result of two exclusive-OR gates.

(2) $A>B$ means

Table 2.2

<table>
<thead>
<tr>
<th>A1</th>
<th>B1</th>
<th>Y1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

If $A_1=B_1$ ($X_1=1$) then $A_0$ should be 1 and $B_0$ should be 0

Table 2.3

<table>
<thead>
<tr>
<th>A0</th>
<th>B0</th>
<th>Y0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

For $A>B$: $A_1 > B_1$ or
$A_1 = B_1$ and $A_0 > B_0$
It means $Y = A_1B'_1 + X_1A_0B'_0$ should be 1 for $A>B$.

(3)For $B>A$: $B_1 > A_1$ or
$A_1 = B_1$ and $B_0 > A_0$
$$Z = A'_1B_1 + X_1A'_0B_0$$
2.2 4-Bit Comparator

The procedure for binary numbers with more than 2 bits can also be found in the similar way. The figure 2.3 shows the 4-bit magnitude comparator.

Input A=A3A2A1A0;
B=B3B2B1B0

![4-Bit Magnitude Comparator Diagram](image-url)

Figure 2.3 4-bit Magnitude Comparator

(1) A=B : A3=B3, A2=B2, A1=B1, A0=B0
xi = AiBi + Ai’Bi’
XOR-Invert = (AiBi’+Ai’Bi)’
= (Ai’+Bi)(Ai+Bi’)
= Ai’Ai + Ai’Bi’ + AiBi + BiBi’
= AiBi + Ai’Bi’
Output: x3x2x1x0
(2) A > B  
Output: \( A^3B^3 \cdot x^3A^2B^2 \cdot x^3A^1B^1 \cdot x^3A^0B^0 \)

(3) A < B  
Output: \( A'^3B'^3 \cdot x^3A'^2B'^2 \cdot x^3A'^1B'^1 \cdot x^3A'^0B'^0 \)

<table>
<thead>
<tr>
<th>COMPARING INPUTS</th>
<th>OUTPUT</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>A3, B3</strong></td>
<td><strong>A2, B2</strong></td>
</tr>
<tr>
<td>A3 &gt; B3</td>
<td>X</td>
</tr>
<tr>
<td>A3 &lt; B3</td>
<td>X</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 &gt; B2</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 &lt; B2</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
</tr>
</tbody>
</table>

H = High Voltage Level, L = Low Voltage, Level, X = Don’t Care

### 2.3 4-Bit Comparator Implement

In order to implement the above circuit with fewer gates, we modify the circuit that is shown in figure 2.4.
In order to reduce the area, we can still decrease the number of gates. The logic of 
A<B can be decided by A>B and A=B, so we can simplify the above circuit as figure
2.5.  
2-input NOR is used here to realize the function of A<B. The area of 2-input NOR is much less than that of G11~G15. On the other hand, fewer gates means fewer power, so this modification can greatly reduce the power dissipation. Therefore, the logic optimization is completed.

![Optimized logic diagram for a 4-bit comparator](image)

Seeing from the above diagram, we can use 11 gates to implement the 4-Bit comparator beside the inverters. The kind of gates includes XOR, AND, NOR. 4 gates of XOR are the same. 5 gates of AND have different number of inputs, but the principle of layout is the same. So does the NOR gate.

2.4 Logic simulation

In order to verify above design, we start to do logic simulation. The diagram is shown as figure 2.6
Figure 2.6 Logic simulation diagram
From the simulation results (figure 2.7), we can get the conclusion that our logic analysis is strictly right and then we begin to develop schematic level design.
3. Schematic level design and simulation

From the simplified logic diagram, we can see that the circuit includes 4 XOR gates, 5 AND gates with inputs from 2 to 5, 4 inputs and 2 inputs NOR and 5 inverters. In designing, we select the time and the area as performance indices for optimization. Although area is an advantage for pseudo-Nmos, we will not adopt it after entirely thinking about \( t_a, t_{phl}, t_{plh}, \) area, power dissipation and other performance parameters.

The time performance we consider in this project includes propagation delay, \( T_r \) and \( T_{\ell} \). As shown in the simplified logic diagram, the SS1 block is more complicated than other parts of circuit, so we choose propagation as the first index. We initially choose \( W_{p\_eff} = 1.73W_{n\_eff} \). In other blocks we initially choose \( W_{p\_eff} = 3W_{n\_eff} \) to make \( T_r \) equal to \( T_{\ell} \).

In the diagram (figure 2.5), we can see that a 4 input NOR is used in the circuit. As we know, NOR gates are costly. For the same performance, it results in increased area, power, delay, output load capacitance (due to an increase in drain diffusion capacitance) and increase in input capacitance presenting higher load to driver circuit. Normally we convert our circuit to NAND and avoid use of large fan in NOR. But in this project, we still choose 2 inputs NOR as for practice since its fan-in is only 2, and measure the performance to get the detailed data with which we can compare the characteristics.

Here we display four parts of comparator schematic: XNOR, NOR, SS1, SS2, and measure it after simulation.

3.1 XNOR circuit and simulation

XNOR schematic diagram is shown as figure 3.1.
In the circuit, \( W_p = 5.4 \text{microns} \), \( W_n = 1.8 \text{microns} \), \( L = 0.6 \text{microns} \).

The simulation is done in the Synopsys simulation platform. The simulation waveform is shown as figure 3.2:
The test result is shown as table 3.1

<table>
<thead>
<tr>
<th>T_{PLH}</th>
<th>T_{PHL}</th>
<th>T_r</th>
<th>T_f</th>
<th>Average power</th>
</tr>
</thead>
<tbody>
<tr>
<td>106.7ps</td>
<td>113.5ps</td>
<td>179.3ps</td>
<td>107.0ps</td>
<td>3.755e-7w</td>
</tr>
</tbody>
</table>

### 3.2 NOR circuit and simulation

2 inputs NOR schematic diagram is shown as figure 3.3

For each transistor in the circuit, L= 0.6microns, Wp=9.6microns, Wn=1.6micron

The simulation waveform is shown as figure 3.4:
The test result is shown as table 3.2

<table>
<thead>
<tr>
<th>T_{PLH}</th>
<th>T_{PHL}</th>
<th>T_r</th>
<th>T_f</th>
<th>Average power</th>
</tr>
</thead>
<tbody>
<tr>
<td>72.3ps</td>
<td>57.01ps</td>
<td>115.0ps</td>
<td>26.5ps</td>
<td>1.636e-8W</td>
</tr>
</tbody>
</table>

3.3 SS1 circuit and simulation
The part of SS1 circuit includes G6,G7,G8,G9,G10 shown in the diagram. Its schematic diagram is shown as figure 3.5:
In the circuit, \( W_p = 10.8 \text{microns}, \ W_n = 3.6 \text{microns}, \ L = 0.6 \text{micron} \)

The simulation waveform is shown as figure 3.6:
The test result is shown as table 3.3

<table>
<thead>
<tr>
<th>T_{PLH}</th>
<th>T_{PHL}</th>
<th>T_r</th>
<th>T_f</th>
<th>Average power</th>
</tr>
</thead>
<tbody>
<tr>
<td>689.4ps</td>
<td>257.6ps</td>
<td>1209.0ps</td>
<td>716.0ps</td>
<td>1.744e-5w</td>
</tr>
</tbody>
</table>

3.4 SS2 (4 Input AND) circuit and simulation

The schematic diagram of SS2 is shown as figure 3.7
Figure 3.7 Schematic of SS2

In the circuit, $W_p=3.6\,\text{microns}$, $W_n=2.7\,\text{micron}$, $L=0.6\,\text{micron}$

The simulation waveform is shown as figure 3.8:

Figure 3.8 SS2 simulation waveform
The test result is shown as table 3.4

Table 3.4

<table>
<thead>
<tr>
<th>T_{PLH}</th>
<th>T_{PHL}</th>
<th>T_r</th>
<th>T_f</th>
<th>Average power</th>
</tr>
</thead>
<tbody>
<tr>
<td>106.9p</td>
<td>111.0p</td>
<td>156.9p</td>
<td>146.2p</td>
<td>1.606e-07w</td>
</tr>
</tbody>
</table>

3.5 4-Bit comparator circuit and simulation

As we finished the above gates and circuit, we can integrate them as the whole 4-Bit comparator. The following (figure 3.9) is the testbench schematic of 4-Bit comparator.

Figure 3.9 Testbench schematic of whole 4-bit comparator

The simulation waveform is shown as figure 3.10
Figure 3.10 4-bit comparator simulation waveform

The test result is shown as table 3.5:

<table>
<thead>
<tr>
<th>T_{PLH}</th>
<th>T_{PHL}</th>
<th>T_r</th>
<th>T_f</th>
<th>Average power</th>
</tr>
</thead>
<tbody>
<tr>
<td>992.33ps</td>
<td>1102.7ps</td>
<td>349.5ps</td>
<td>340.5ps</td>
<td>2.447e-06 w</td>
</tr>
</tbody>
</table>

As shown in the waveform and table, our design can meet the project requirements, and then we can start to develop the layout.
4 Layout and test

Having finished the schematic level design and simulation successfully, we can do the layout and extract it to the schematic for test.

Although we only need to layout 2 gates in this project and can use any standard library, we plan to layout all the gates by ourselves. The first reason is that the standard library maybe cannot meet our requirement. In most situations, we need to adjust the parameter of the transistor to meet the requirements of the project. For example, we need to adjust the Wp/Wn, Spacing, width to obtain the desired characteristics. However, the layout from standard library is difficult to adjust to meet our requirements. In addition, more layouts by hand can help us to improve the skills, and it is one of the purposes of the project we believe.

4.1 Layout of XNOR

The layout of XNOR is shown as figure 4.1

We extract it as a symbol and test it in the test schematic. The simulation waveform is shown as figure 4.2:
The test result is shown as table 4.1

<table>
<thead>
<tr>
<th>$T_{PLH}$</th>
<th>$T_{PHL}$</th>
<th>$T_r$</th>
<th>$T_f$</th>
<th>NM$_L$</th>
<th>NM$_H$</th>
<th>Aaverage power</th>
<th>Area (um$^2$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>230.0ps</td>
<td>305.2ps</td>
<td>349.6ps</td>
<td>271.1ps</td>
<td>0.93v</td>
<td>1.80v</td>
<td>1.812e-06w</td>
<td>19.8*16.4</td>
</tr>
</tbody>
</table>

4.2 Layout of NOR
The layout of AND is shown as figure 4.3.
Figure 4.3 the layout of NOR

We extract it as a symbol and test it in the test schematic. The simulation waveform is shown as figure 4.4:
The test result is shown as table 4.2:

<table>
<thead>
<tr>
<th>$T_{PLH}$</th>
<th>$T_{PHL}$</th>
<th>$T_r$</th>
<th>$T_f$</th>
<th>NM_L</th>
<th>NM_H</th>
<th>Average power</th>
<th>Area ($\mu m^2$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>103.4ps</td>
<td>80.63ps</td>
<td>166.3ps</td>
<td>96.6ps</td>
<td>0.82v</td>
<td>1.76v</td>
<td>1.14e-06w</td>
<td>47.7*32.4</td>
</tr>
</tbody>
</table>

4.3 Layout of SS1

SS1 is the most complicated part in the project. Euler network of SS1 is shown as below according which we can minimize the area of layout.

![Euler network of SS1](image)

Figure 4.5 Euler network of SS1

The layout of SS1 is shown as figure 4.6:
Figure 4.6 the layout of SS1

We extract it as a symbol and test it in the test schematic. The simulation waveform is shown as figure 4.7:
Figure 4.7 Extracted SS1 simulation waveform

The test result is shown as table 4.3:

<table>
<thead>
<tr>
<th>T_\text{PLH}</th>
<th>T_\text{PHL}</th>
<th>T_r</th>
<th>T_f</th>
<th>NM_L</th>
<th>NM_H</th>
<th>Average power</th>
<th>Area (\text{um}^2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>712.4ps</td>
<td>593.8ps</td>
<td>1130.3ps</td>
<td>1041.2ps</td>
<td>0.98v</td>
<td>1.86v</td>
<td>4.3e-06w</td>
<td>47.7*32.4</td>
</tr>
</tbody>
</table>

4.4 Layout of SS2
The layout of SS2 is shown as figure 4.8:
We extract it as a symbol and test it in the test schematic. The simulation waveform is shown as figure 4.9:
The test result is shown as table 4.4:

Table 4.4

<table>
<thead>
<tr>
<th>T_{PLH}</th>
<th>T_{PHL}</th>
<th>T_r</th>
<th>T_{f}</th>
<th>N_{M_L}</th>
<th>N_{M_H}</th>
<th>average power</th>
<th>Area (um^2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>212.3ps</td>
<td>195.2ps</td>
<td>265.5ps</td>
<td>164.6ps</td>
<td>0.85v</td>
<td>1.70v</td>
<td>1.77e-06w</td>
<td>16.5*16.7</td>
</tr>
</tbody>
</table>

4.5 Layout of 4-Bit Comparator

The layout of 4-Bit comparator is shown as figure 4.10:
Figure 4.10 the layout of whole 4-bit comparator

We extract it as a symbol and test it in the test schematic. The simulation waveform is shown as figure 4.9:
According to diagram above, the objective test results can be shown as table 4.5:

<table>
<thead>
<tr>
<th>T_{PLH}</th>
<th>T_{PHL}</th>
<th>T_r</th>
<th>T_f</th>
<th>NM_L</th>
<th>NM_H</th>
<th>Average power</th>
<th>Area (um^2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>983.61ps</td>
<td>1162.2ps</td>
<td>314.3ps</td>
<td>363.1ps</td>
<td>0.88v</td>
<td>1.82v</td>
<td>7.842e-06w</td>
<td>114.8*124.3</td>
</tr>
</tbody>
</table>

4.6 Conclusion

From the layouts and tables, we can see that our design can satisfy the requirements. Area is a very important index in ASIC design. As for us, it is first time to layout gates and whole circuit. One of the experiences is that the minimum area of each gate does not mean the minimum area of whole circuit can be reached. For integration of gates, we also need to consider the direction of signal and its connection. Unreasonable layout of signal direction will waste much area when we integrate gates to a whole layout.
5 Packaging

In our chip, there are 8 input pads: A0-A3, B0-B3. We use the pads of PADINC in hells library, then make the connection with the correspondent input in the circuit using metal1 dg layer. There are 3 output pads: G(A>B), E(A=B), L(A<B); The other two pads is VDD and VSS. The PAD connections are shown as figure 5.1:

![Figure 5.1 PAD connection](image)

Figure 5.2 is the whole circuit layout with I/O drivers.
Figure 5.2 the whole circuit layout

The Pins are defined as figure 5.3 and table 5.1

![Diagram of circuit pins](image)

Figure 5.3 Pins define
<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Signal</th>
<th>Input</th>
<th>Output</th>
<th>VDD</th>
<th>VSS(GND)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>A0</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>B0</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>A1</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>B1</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>A2</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>B2</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>VSS</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>A3</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>B3</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>IDLE</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>L</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>E</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>G</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>VDD</td>
<td></td>
<td>✓</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
6 Summary

From the logic design, schematic level design and simulation, layout, re-simulation and packaging, it is clear that the logic design is correct and simple to implement. According to the basic principles of CMOS circuit design, the appropriate parameters can be decided after several attempts to get better performance during the course of the circuit schematic design. Guided by the schematic design and CMOSIS5 design Rules, the layout can be obtained after the rational arrangement of all parts of circuit. And re-simulating the extracted circuit after layout extraction, we attained the values of $t_d$, $t_{plh}$, $t_{phl}$, area, power dissipation and other performance parameters closer to the real application.

The difference between the results from circuit design simulation and layout simulation provides us specific clues for improving the layout and at the same time, we must see that the layout is closer to real IC. For the practical application, some effects will be unavoidable, which is different from the circuit design simulation. Ordinarily, the time performance parameters from layout simulation are always greater than those from circuit design simulation. Another experience for layout is that the locally reasonable arrangement is not equal to the wholly reasonable arrangement and the wholly reasonable arrangement will be more significant for the design of large-scaled IC design.

In general, we have learned many CMOS digital integrated circuits analysis methods and design techniques.

We sincerely express our appreciation for our respectful tutor Dr. A.J.AL-Khalili.
7 References

[1] Dr. Asim J. Al-Khalili, COEN 6511 Lecture notes


By Sung-Mo Kang and Yusuf Leblebici

By Michael John Sebastian Smith