

No Calculators , books or notes are allowed.

Question1.

a) Consider the circuit given in Fig.1 below. Assume each gate, including the inverter has a 12ns t_{pd} . The inputs are currently PQR=111. How does the OUT responds when Q makes a sudden change from HI to LO.

b) A safe has 20-button keyboard. In order to unlock the safe, a teller must simultaneously press buttons 2,7,8,13,and 19. If extra buttons are pressed at the same time, the safe will not unlock. When a button is pressed, it can send a HI output to a logic circuit. Design a combinational circuit where HI output will represent the unlocked safe. Assume you have independent access to each digitized key.

c) Prove the De Morgan Theorem.




Fig. 1. Circuit for timing Analysis of Q.1a

Question2.

- a) Design a full subtractor
- b) Implement a) above using 4→1 Multiplexers and minimal extra logic if required.
- c) Implement a) above using 3→8 decoder and minimal extra logic if required.

Question3.

- a) What size of ROM is required to implement a BCD to 7- segment decoder.
- b) Design a BCD to 7-segment decoder. Give the content of the ROM in a table format. With each word as , abcdefg. Please refer to Fig.2 below for the segment's designation. Assume that the illegal numbers will be displayed as E.




Fig.2. 7-Segment Display of Q3.

Question4.

- a) Design an adder that can add two BCD numbers.
- b) Give a circuit Diagram.

Question5.

An engine needs to go through four strokes, all of equal duration.
On the 1st stroke the inlet valve opens and the outlet valve is closed.
On the 2nd stroke the valve is closed.
On the 3rd stroke a spark is delivered.
On the 4th stroke the outlet valve is opened for the exhaust to vent.
Then the first stroke comes again and the cycle repeats.

Design a controller for the system with a clock for the input and with 3 outputs:

- O1 to open inlet
- O2 to open outlet
- O3 to ignite spark.

Assume that if the control to open a valve is not asserted the valve closes (ie. spring loaded).

Question 6.

- a) Analyze the circuit given in Fig.3 below fully(give excitation equations, transition table, state table and state diagram):
- b)Initially D0 has been set to "1"(for one clock period). Draw the timing diagram for y0,y1,y2 for 5 clock cycles. Assume each Flip Flop has a delay of 10 ns.






Fig. 3. Circuit to be analyzed in Q.6.

May 5, 2000

Q1



c) $\overline{A \cdot B} = \overline{A} + \overline{B}$ By Truth Table.

| A | B | A · B | $\overline{A \cdot B}$ | \overline{A} | \overline{B} | $\overline{A} + \overline{B}$ |
|---|---|-------|------------------------|----------------|----------------|-------------------------------|
| 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 |

↑ Equal

3/3

Q2

May 5, 2000

a)

| a | b | B_{in} | D | B_o |
|---|---|----------|---|-------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

| ab | 00 | 01 | 11 | 10 |
|------------|----|----|----|----|
| B_{in} 0 | 0 | 1 | 0 | 1 |
| 1 | 1 | 3 | 1 | 5 |

B_{out}


| ab | 00 | 01 | 11 | 10 |
|------------|----|----|----|----|
| B_{in} 0 | 0 | 1 | 0 | 1 |
| 1 | 1 | 3 | 1 | 5 |

B_{out}


$$B_{out} = \bar{a}B_{in} + \bar{a}b + bB_{in}$$

$$D = a \oplus b \oplus B_{in}$$

b)



c)







Q3





5th May 2000

a) 10 words of 7 bits = 70 bits with error bits

b)




As an example of the design then d is




ROM Content Implementation

ROM Im



c)



Q4

May 5, 2000

Adding two BCD numbers gives a maximum of 19

c.e. $9 + 9 + 1 = 19$


| Decimal | K | BCD | C | Binary |
|---------|---|------|---|--------|
| 0 | 0 | 0000 | 0 | 0000 |
| 1 | 0 | 0001 | 0 | 0001 |
| 2 | 0 | 0010 | 0 | 0010 |
| 3 | 0 | 0011 | 0 | 0011 |
| 4 | 0 | 0100 | 0 | 0100 |
| 5 | 0 | 0101 | 0 | 0101 |
| 6 | 0 | 0110 | 0 | 0110 |
| 7 | 0 | 0111 | 0 | 0111 |
| 8 | 0 | 1000 | 0 | 1000 |
| 9 | 0 | 1001 | 0 | 1001 |
| 10 | 1 | 0000 | 1 | 10010 |
| 11 | 1 | 0001 | 1 | 10011 |
| 12 | 1 | 0010 | 1 | 10100 |
| 13 | 1 | 0011 | 1 | 10101 |
| 14 | 1 | 0100 | 1 | 10110 |
| 15 | 1 | 0101 | 1 | 10111 |
| 16 | 1 | 0110 | 1 | 11000 |
| 17 | 1 | 0111 | 1 | 11001 |
| 18 | 1 | 1000 | 1 | 11010 |
| 19 | 1 | 1001 | 1 | 11011 |

It can be seen that from 0 to 9 the two additions are equal for numbers greater than 9 we had add a 6 (0110) to the binary addition to get the BCD addition

from above Truth Table

we have:

$$K = C + X_3X_2 + X_3X_1$$




Q5

May 5, 2000

These are four states, one for each stroke,

outputs are O_1, O_2, O_3



This is a simple counter $S_0 \rightarrow S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_0 \rightarrow \dots$

| Present state | Next State | Outputs |
|---------------|----------------|-----------------|
| y_0, y_1 | y_0^+, y_1^+ | O_1, O_2, O_3 |
| 0 0 | 0 1 | 1 0 0 |
| 0 1 | 1 0 | 0 0 0 |
| 1 0 | 1 1 | 0 0 1 |
| 1 1 | 0 0 | 0 1 0 |

Use D Flip Flop


$$y_0^+ = D_0 = y_0 \oplus y_1$$

$$y_1^+ = D_1 = y_1$$

$$O_1 = \bar{y}_0 y_1$$

$$O_2 = y_0 y_1$$

$$O_3 = y_0 \bar{y}_1$$



Q6

May 5th, 2000

a)

Excitation Equations

$$y_0^+ = D_0 = y_2$$

$$y_1^+ = D_1 = y_0$$


$$y_2^+ = D_2 = y_1$$

$$\text{Output} = z = y_2$$

Transition Table and State Table

| Present State | | | Next State | | | output |
|---------------|-------|-------|------------|---------|---------|--------|
| y_0 | y_1 | y_2 | y_0^+ | y_1^+ | y_2^+ | z |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 |

State Diagram



Timing Diagram

