

COEN 212: DIGITAL SYSTEMS DESIGN I Lecture 12: Memory and Programmable Logic Devices

Instructor: Dr. Reza Soleymani, Office: EV-5.125, Telephone: 848-2424 ext.: 4103.

Lecture 12: Objectives of this lecture



- In this lecture, we talk about:
 - Random Access Memory (RAM),
 - Read Only Memory (RMO),
 - Memory Decoding,
 - Programmable Logic Array (PLA),
 - Programmable Array Logic (PAL).
- Revisiting Error Detection and Correction.

Lecture 12: Reading for this lecture



 Digital Design by M. Morris R. Mano and Michael D. Ciletti, 6th Edition, Pearson, 2018:
 – Chapter 7



Random Access Memory (RAM):



- If a RAM has k address lines it can point to 2^k words.
- Example:
 - $2^{10} = 1024 \approx 1000$. So, 10 address lines \rightarrow 1 k words.
 - $2^{20} \approx 10^6$. So, 10 address lines \rightarrow 1 M words.
 - If the width is 8, each word is called a byte.
- A read command (say read input high) puts the content of the location specified by the *k* address bits on the output lines.
- Write command allows the *n* bits placed on the input lines be written in the location addressed by the *k* addresses bits.



Random Access Memory (RAM):

Example: Entries of a 1024×16 RAM:

Address	Content
000000000	1011011010011100
000000001	1100100111100010
000000010	0011110101111010
:	:
111111101	1001110100001001
111111110	0101111100011101
111111111	1010110011101011

- To Write:
 - Apply the address of the location to the address lines.
 - Apply the data to be written to the input lines.
 - Activate the write input.
- To Read:
 - Apply the address to the address lines.
 - Activate the write input. Data will be available on the output lines.



Random Access Memory (RAM):

RAM with Chip Enable:


Memory Enable	Read/Write	Memory
		Operation
0	Х	None
1	0	Write
1	1	Read

- There are two types of RAM:
 - Static RAM (SRAM): value of bits are the state Latches.
 - Dynamic Ram (DRAM): value of bits are the changes on capacitors.
- DRAM: More dense, less power.
- SRAM: faster (shorter read ad write time). uses a single transistor per bit instead of several transistors in SRAM, it is more dense (has more storage capacity) and also consumes less power.




Internal Construction of RAM:

- A RAM consists a 2^k rows of n memory cells.
- Each memory cell has: An input, An output, A select (enable) input and a read/write input
- The logic diagram of a memory cell is:




• The block diagram is:



Lecture 12: Address Decoding:




- To address 2^k memory locations (rows) we need a $k \times 2^k$ decoder.
- For example, a 4×4 RAM needs 2×4 decoder. Here, k = 2 and $2^k = 4$. Also, each word is 4 bits long.




Lecture 12: Read Only Memory (ROM):



The block diagram of $2^k \times n$ ROM is:



Address Decoding for a 32×8 ROM



Lecture 12: Logic Design using ROM:




Using a $2^k \times n$ ROM: *n* functions each with *k* variables can be designed.

Truth Table:

Address	Content		
	$A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$		
00000	10110110		
00001	0 0 0 1 1 1 0 1		
00010	1 1 0 0 0 1 0 1		
00011	10110010		
:	:		
11100	00001001		
11101	1 1 1 0 0 0 1 0		
11110	0 1 0 0 1 0 1 0		
11111	00110011		

ROM Implementation:



Each OR output is function, e.g., $A_7(I_4, I_3, I_2, I_1, I_0) = \sum (0, 2, 3, ..., 29)$

Lecture 12: Logic Design using ROM:




- **Example:** Design a circuit that has a 3-bit input and its output is the square of its inputs.
- The truth table is:

Inputs	Outputs	Decimal
$A_2 A_1 A_0$	$B_5 B_4 B_3 B_2 B_1 B_0$	
0 0 0	0 0 0 0 0 0	0
0 0 1	000001	1
0 1 0	0 0 0 1 0 0	4
0 1 1	001001	9
1 0 0	0 1 0 0 0 0	16
1 0 1	0 1 1 0 0 1	25
1 1 0	100100	36
1 1 1	1 1 0 0 0 1	49

Lecture 12: Logic Design using ROM:







Different Types of ROM:

Different Types of ROM:


- Mask Programmable ROM, or, simply ROM was programmed at the factory.
- PROM: Programmable ROM could be programmed by the user using a PROM programmer, using high voltage pulses. The process is irreversible, i.e., once the data is written it cannot be erased.
- EPROM: Erasable PROM. An EPROM can be erased using an ultraviolet source and programmed again.
- EEPROM (E²PROM): Electrically erasable PROM. This is similar to EPROM, but it can be erased using electric current.
- Flash memory: It is similar to EEPROM, but it has internal circuitry enabling to write and erase in specific locations without needing a special programmer.




Programmable Logic Devices (PLDs):

There are three types of combinational PLDs:


 PROM: in a PROM we have a set of fixed AND gates (forming the address decoder) and a set of programmable OR gates as we saw in previous examples.



 Programmable Logic Array (PLA): In a PLA both AND gates and OR gates are programmable.




- Programmable Array Logic (PAL): In a PAL the AND gates are programmable but the OR gates are fixed.





Programmable Logic Array (PLA):

- A PLA is similar to PROM. The difference is that in PLA all the minterms are not generate. Only the terms required for implementing a function are formed.
- Following diagram shows a PLA with 3 inputs and two outputs.



The connection here implement: $F_1 = AB' + AC + A'BC'$ and $F_2 = (AC + BC)$

 $IG T_2 = (AC + BC)$

The Programming Table:

			nput	s	Out (T)	puts (C)
	Product Term	Α	B	с	F ₁	F ₂
AB'	1	1	0	_	1	_
AC	2	1	_	1	1	1
BC	3	_	1	1	_	1
A'BC'	4	0	1	0	1	_




Programmable Logic Array (PLA):

Example: Design the following function using the PLA in the previous example:

$$F_1(A, B, C) = \sum (0, 1, 2, 4)$$
 and


Solution: $F_1 = (AB + AC + BC)'$ and $F_2 = AB + AC + A'B'C'$



The fuse map is:

$F_2(A, B, C) = \sum (0, 5, 6, 7)$)

$$A^{BC}_{00} = 0 \qquad 01 \qquad \frac{B}{11} \qquad 10$$




	PLA	PLA programming table					
			Out	puts			
	Product	Inputs	(C)	(T)			
	term	A B C	F_1	F_2			
AB	1	1 1 -	1	1			
AC	2	1 – 1	1	1			
BC	3	- 1 1	1	_			
A'B'	<i>C</i> ′ 4	0 0 0	-	1			



Programmable Array Logic (PAL):

- PAL is a programmable device with fixed OR gates and programmable AND gates.
- This PAL has 4 sections each with 3 programmable AND gates connected to a fixed OR gate.
 So, each function implemented can have at most 3 terms.
 If a function has more than 3 terms,

we may implement it using two sections.





Programmable Array Logic (PAL):

• Example: implement functions:

 $w(A, B, C, D) = \sum (2,12,13), \quad x(A, B, C, D) = \sum (7,8,9,10,12,13,14,15)$ $y(A, B, C, D) = \sum (0,2,3,4,5,6,7,8,10,11,15) \text{ and } z(A, B, C, D) = \sum (1,2,8,12,13).$

Using K-map we find:

w = ABC' + A'B'CD' x = A + BCD y = A'B + CD + B'D'and z = ABC' + A'B'CD' + AC'D' + A'B'C'D




Programmable Array Logic (PAL):

- z has more than 3 terms but since ABC' + A'B'CD' = w, we have: z = w + AC'D' + A'B'C'D
- Using *w* as one of the AND inputs we have:

	AND Inputs			AND Inputs		
Product Term	Α	В	с	D	w	Outputs
1	1	1	0	_	_	w = ABC' + A'B'CD'
2	0	0	1	0	_	
3	_	_	_	_	_	
4	1	_	_	_	_	x = A + BCD
5	_	1	1	1	_	
6	_	_	_	_	_	
7	0	1	_	_	_	y = A'B + CD + B'D'
8	_	_	1	1	_	
9	_	0	_	0	_	
10	_	_	_	_	1	z = w + AC'D' + A'B'C'I
11	1	_	0	0	_	
12	0	0	0	1	_	



Programmable Array Logic (PAL):



Lecture 12: Knowledge Check



Question 1: Assume you implement three functions each with 6 inputs using ROM. What should be the size of the ROM a) 1 k bytes, b) 1 kbits, c) 256 bits, d) 192 bits

Question 2: In a PLA programmable gates are: a) AND, b) OR, c) both, d) buffer/inverter.