
Course		Number	Section
Electronics I		ELEC 311	BB
Examination	Date	Time	# of pages
Final	August 12, 2005	Three hours	3
Instructor			
Dr. R. Raut			
		() Immable electronic calculator	rs without text display.
Special Instructio	ns:		
-	early in neat and legible hand	dwriting. together with exam booklet((s).

Q.1: For the equivalent circuit below, find the corresponding basic voltage amplifier model, i.e., find (a) $A_{VO} = v_0/v_i$, (ii) R_i , and (iii) R_o . Now find the corresponding transconductance model equivalent for the same circuit.




Q.2: A zener diode exhibits a constant voltage of 5.6 V for currents greater than five times than the knee current I_{ZK} =0.5 mA. The zener is used to build a shunt regulator fed from a raw DC supply with nominal value of 15 V. The load current varies from 0 mA to 15 mA. Find a suitable value for the resistance R which is connected in series with the raw DC supply. The zener has an internal resistance of 5 ohms. What will be the load regulation of this regulator system?


Q.3: A semiconductor junction diode is used in an automatic gain control system as shown below. The ac resistance of the diode is dependent on the amplitude V_p of the input signal. Higher V_p is, lower is the diode ac resistance and more it tends to attenuate the input ac signal. That is how the gain control mechanism works.

The input signal is half-wave rectified to generate a DC voltage which drives the DC current through the diode. This DC voltage is given by V_p / π . The diode is a 1 mA diode. The voltage drop across the diode changes by 100 milli volts for a decade (10 times) change in current through it. You may use the relation: $V_2 = V_1 + 2.303nV_T \log(I_2 / I_1)$. The DC resistance of the diode can be neglected.


- (a) If the input ac signal has an amplitude of 15 volts, what will be the output signal magnitude v_0 ?
- (b) If the input ac signal amplitude shoots up to 30 volts, how much (approximately) will vo become?



Q.4: Design the following BJT circuit to obtain a dc current of 1 mA and to ensure a ± 2 V signal swing at the collector; that is design for V_{CE} =2.3 V. Given that V_{CC}=10 V, and β = 100.




Q.5: Consider the emitter-follower BJT amplifier circuit below. Find R_{in} , R_{out} and the voltage gain v_o/v_{sig} . Given $R_{sig} = 10 \text{ k}\Omega$, $R_B = 40 \text{ k}\Omega$, $R_L = 1 \text{ k}\Omega$, $\beta=49$, and $V_A = 100 \text{ V}$. The bias current I = 5 mA. What is the largest peak amplitude of an output sine-wave signal that can be used without the transistor cutting off?



Q.6: (a) Consider the MOS circuit below. The transistor Q₁ is biased for I_D = 80 μ A. Both Q₁ and Q₂ have V_t=0.6 V. Design R and then find the drain current and drain voltage for Q₂. The channel modulation effect may be ignored and you may use the I-V equation: $I = K_{ni}(V_{GS} - V_t)^2$, i=1,2 for your work. Given $K_{n1} = 500 \ \mu A/V^2$, $K_{n2} = 750 \ \mu A/V^2$ for transistors Q₁ and Q₂ respectively.

(b) Assume now that the early voltage $V_A = 40$ V for both Q_1 and Q_2 . Draw the ac equivalent model for the circuit below.



Course		Number	Section
Electronics I	Ι	ELEC 311	BB
Final Examination	Date Time		# of pages
	August 22, 2006	Three hours	4
Instructor			
Dr. R. Raut			
Materials allowed: X No	Yes (Please specify)		
Calculators allowed: No	X Yes		
Students are allowed to use	e silent, non-programm	mable electronic calculators witho	out text display.
Special Instructions:			
Attempt all questions. Show all steps clearly in ne Students are required to ref		riting. gether with exam booklet(s).	

Q.1: For the circuit shown below, find I_D and V_D for the case $V_{DD} = 5$ V, and $R = 10 \text{ k}\Omega$. Assume that the diode has a voltage drop of 0.7 V at 1-mA current and that the voltage changes by 0.1 V/decade of current change. Use (a) iteration method, and (b) the piecewise-linear model for the diode with $V_{DO}=0.65$ V and $r_D = 20 \Omega$.




Figure 1


Q.2: A bridge-rectifier circuit with a filter capacitor has R=100 ohms. The secondary transformer delivers a sinusoid of 12 V (rms) and has a frequency of 60 Hz. The diodes have $V_D = 0.8$ V each.

(a) What will be the value of the filter capacitor so that the ripple voltage is limited to below 0.5 V peak-to-peak?

- (b) What is the DC voltage at the output of the system?
- (c) What is the conduction angle for the diode?

Q.3: For the transistor amplifier shown below, assume $\alpha \cong 1$ and $V_{BE} = 0.5$ V at the edge of conduction.

- (a) What are the values of V_E and V_C for $V_B = 0$ V?
- (b) For what value of V_B does the transistor cut off?, Saturate?
- (c) In each case, what values of V_E and V_C result?





Q.4: For the BJT circuit below, the signal source generates ac signal with zero DC. The transistor has $\beta = 100$, and $r_0 = 200 \text{ k}\Omega$.

(a) Find R_E to establish a DC current of 0.5 mA. Assume V_{BE} =0.7 V for conduction.

- (b) Find R_C to obtain $V_C = 5 V$.
- (c) With $R_L = 10 \text{ k}\Omega$, draw the ac equivalent circuit for the amplifier system, and

(d) Determine the system voltage gain.





Figure 4

Q.5: For the circuit shown below, find

(a) the input resistance R_{in} , and

(b) the voltage gain v_o/v_{sig} . Assume that the source provides a small signal v_{sig} and that $\beta = 100$.

(c)What will be the maximum v_{sig} value for which the small signal approximation will remain valid?



Q.6: Consider the MOSFET amplifier in the figure below. Given that $V_G = 4V$, $R_S = 1 k\Omega$. The transistor has $V_t = 1V$, and $k'_n(W/L) = 2 \text{ mA/V}^2$.

(a) Find the bias current I_D ?

(b) What will be the voltage gain $v_o/v_{sig},$ if R_D =20 k Ω , R_{G1} = 2 M Ω , R_{G2} =1 M Ω , R_{sig} =10 k Ω , and V_{DD} =12 V?




Figure 6

Some important Formulas (BJT & MOSFET)

Model Parameters in Terms of DC Bias Currents

$$g_{m} = \frac{I_{C}}{V_{T}} \qquad r_{e} = \frac{V_{T}}{I_{E}} = \alpha \left(\frac{V_{T}}{I_{C}}\right) \qquad r_{\pi} = \frac{V_{T}}{I_{B}} = \beta \left(\frac{V_{T}}{I_{C}}\right) \qquad r_{o} = \frac{|V_{A}|}{I_{C}}$$
In Terms of g_{m}

$$r_{e} = \frac{\alpha}{g_{m}} \qquad r_{\pi} = \frac{\beta}{g_{m}}$$
In Terms of r_{e}

$$g_{m} = \frac{\alpha}{r_{e}} \qquad r_{\pi} = (\beta + 1)r_{e} \qquad g_{m} + \frac{1}{r_{\pi}} = \frac{1}{r_{e}}$$
Relationships Between α and β

$$\beta = \frac{\alpha}{1 - \alpha} \qquad \alpha = \frac{\beta}{\beta + 1} \qquad \beta + 1 = \frac{1}{1 - \alpha}$$

Overdrive voltage:

Madal D

$$v_{OV} = v_{GS} - V_t$$
$$v_{GS} = V_t + v_{OV}$$

Operation in the triode region:

Conditions:

■ *i*-v Characteristics:

$$i_{D} = \mu_{n} C_{ox} \frac{W}{L} \left[(v_{GS} - V_{t}) v_{DS} - \frac{1}{2} v_{DS}^{2} \right]$$

For $v_{DS} \ll 2(v_{GS} - V_t) \iff v_{DS} \ll 2v_{OV}$

$$r_{DS} \equiv \frac{v_{DS}}{i_D} = 1 / \left[\mu_n C_{ox} \frac{W}{L} (v_{GS} - V_t) \right]$$

Operation in the saturation region:

- Conditions:
 - (1) $v_{GS} \ge V_t \iff v_{OV} \ge 0$
 - (2) $v_{GD} \le V_t \iff v_{DS} \ge v_{GS} V_t \iff v_{DS} \ge v_{OV}$
- *i*-v Characteristics:

$$i_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (v_{GS} - V_t)^2 (1 + \lambda v_{DS})$$

$$r_o = \left[\lambda \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_t)^2 \right]^{-1} = \frac{V_A}{I_D}$$
where

$$I_{D} = \frac{1}{2}\mu_{n}C_{ox}\frac{W}{L}(V_{GS} - V_{t})^{2}$$


Transconductance:

 $g_m = \mu_n C_{ox} \frac{W}{L} V_{OV} = \sqrt{2\mu_n C_{ox} \frac{W}{L} I_D} = \frac{2I_D}{V_{OV}}$ Output resistance:


$$r_o = V_A / I_D = 1 / \lambda I_D$$

Course	Ν	Jumber	Section			
Electronics I	ELEC 311		BB			
Final Examination	Date	Time	# of pages			
	August 15, 2007	Three hours	4			
Instructor						
Dr. R. Raut						
Materials allowed: X No	Yes (Please specify)					
Calculators allowed: No	X Yes					
Students are allowed to use silent, non-programmable electronic calculators without text display.						
Special Instructions:						
Attempt all questions. Show all steps clearly in Students are required to	0	writing. together with exam book	let(s).			

Q.1: For the equivalent circuit below, find the corresponding basic voltage amplifier model, i.e., find (a) $A_{VO} = v_o/v_i$, (ii) R_i , and (iii) R_o .



Q.2: A semiconductor junction diode is used in an automatic gain control system as shown below. The ac resistance of the diode is dependent on the amplitude V_p of the input signal. Higher V_p is, lower is the diode ac resistance and more it tends to attenuate the input ac signal. That is how the gain control mechanism works.



The input signal is half-wave rectified to generate a DC voltage which drives the DC current through the diode. This DC voltage V_{DC} is given by V_p / π , where V_p is the amplitude of the *ac* signal.

The diode is a 1 mA diode. The voltage drop across the diode changes by 100 milli volts for a decade (10 times) change in current through it. You may use the relation $V_2 = V_1 + 2.303nV_T \log(I_2/I_1)$. The DC resistance of the diode can be neglected.

- (a) If the input ac signal has an amplitude of 15 volts, what will be the amplitude of the output signal v_0 ?
- (b) If the input ac signal amplitude shoots up to 30 volts, how much will v_0 become?

Q.3: For the transistor amplifier shown below, assume $\alpha \cong 1$ and $V_{BE} = 0.5$ V at the edge of conduction.

- (a) What are the values of V_E and V_C for $V_B = 0$ V?
- (b) For what value of V_B does the transistor cut off?, Saturate?
- (c) In each case, what values of V_E and V_C result?





Figure 3

Q.4: For the circuit shown below, find

(a) the input resistance R_{in} , and

(b) the voltage gain v_o/v_{sig} . Assume that the source provides a small signal v_{sig} and that $\beta = 100$.

(c)What will be the maximum v_{sig} value for which the small signal approximation will remain valid?






Q.5: Consider the MOSFET amplifier in the figure below. Given that $V_G = 4V$, $R_S = 1 \text{ k}\Omega$. The transistor has $V_t = 1V$, and $k'_n(W/L) = 2 \text{ m}A/V^2$.


(a) Find the bias current I_D ?

(b) What will be the voltage gain $\mathbf{v_o}/v_{sig}$, if $R_D = 20 \ k\Omega$, $R_{G1} = 2 \ M\Omega$, $R_{G2} = 1 \ M\Omega$, $R_{sig} = 10 \ k\Omega$, and $V_{DD} = 12 \ V$?



Q.6: (a) Consider the MOS circuit below. The transistor Q₁ is biased for I_D = 80 μ A. Both Q₁ and Q₂ have V_t=0.6 V. Design R and then find the drain current and drain voltage for Q₂. The channel modulation effect may be ignored and you may use the I-V equation: $I_i = K_{ni}(V_{GS} - V_t)^2$, i=1,2 for your work. Given $K_{n1} = 500 \ \mu A/V^2$, $K_{n2} = 750 \ \mu A/V^2$ for transistors Q₁ and Q₂ respectively.

(a) Assume now that the early voltage $V_A = 40$ V for both Q_1 and Q_2 . Draw the ac equivalent model for the circuit below.



Course		Number	Section
Electronics I		ELEC 311	BB
Examination	Date	Time	# of pages
Final	August 20, 2008	3 hours	4
Instructor(s)			
R. Raut			
Materials allowed: X No	Yes (Please specify)		
Calculators allowed: No	X Yes		
Students are allowed to	use ENCS approved calculators on	ıly.	
		5	
Special Instructions:			
Attempt ALL questions			
1 5	n neat and legible handwriting.	.1 1 11 (/)	
Students are required to	o return question paper together wi	th exam booklet(s).	

Q.1: A full wave bridge rectifier circuit with 1-k load R_L operates from a 120-V (rms) 60-Hz supply through a 10:1 step-down transformer as shown in figure 1 below. Each of the diode is modeled as a battery with 0.7-V drop.




Figure 1

- (a) What is the peak value of the rectified voltage across the load?
- (b) For what fraction of a cycle does each diode conduct?
- (c) What is the average current through the load?

Q.2: For the circuit shown in figure 2, the voltage V_E was measured to be -0.7 V. If =50, find I_E , I_B , I_C , and V_C .




Figure 2

Q.3: In the circuit shown below (Fig.3), the transistor has =199. Find





Figure 3

(a) the DC voltage at the collector.

(b) the DC voltage at the base


(c) the input resistance *R_{in}* (use the small-signal ac equivalent circuit model for the BJT)

Q.4: In the BJT amplifier circuit of figure 4, the DC bias current I_C is 2.3 mA. The transistor has a =100 and Early voltage V_A =100 Volts.



- (a) Draw the small-signal ac equivalent model for the amplifier and show the values of the ac parameters g_m , r_{π} , r_0 .
- (b) Find the voltage gain $v_o/v_{s.}$
- (c) Up to what value of v_s the amplifier will operate properly (i.e., the BJT shall remain in the active mode)?


Q.5: Consider the MOFET amplifier shown in figure 5. Design the resistances so that you can achieve V_D =3.4 V, V_S =1.6 V, and I_D =0.3 mA. The voltage divider resistances R_{G1} , R_{G2} has a current of 1- A. The MOSFET has V_t =1 V, $k_n(w/L)$ = 1 mA/V².




Q.6: For the NMOS amplifier shown in figure 6, replace the transistor with its T-equivalent model.

Derive

- (a) the expression for the voltage gain v_s/v_i .
- (b) the expression for the voltage gain v_d/v_i .



(Some formulae and equivalent circuits)



Course		Number	Section
Electronice I		EI = C 211 / 1	DD
Electronics I	Date	ELEC 311/1	BB # of pages
	Date		i o pogeo
Final	August 14, 2009	3 hours	6
Instructor(s)			
Dr.R. Raut			
Materials allowed: X No Calculators allowed: No	Yes (Please specify) X Yes		
Students are allowed to use	ENCS faculty approved calcu	lators	
Special Instructions:			
You MUST attempt Q.1 (sof	t skill component) .		
For Q.2-Q.7, answer any FC	OUR questions.		
Before submitting your answ	ver book, <u>fill in the Table bel</u>	ow indicating the answers	you want to be graded.
If you do not fill in the Table book	e, the instructor will mark you	r answers as they appear	one after another in the answer
Show all steps clearly in nea	t and legible handwriting.		
Students are required to ret	urn the question paper toget	her with exam booklet(s).	

Table

Answers to be graded	Q.1 (compulsory)		
Marks			

(Soft skill component- The student MUST answer this question)

Q.1: Consider the MOS circuit below. Both Q_1 and Q_2 have $V_t=0.7$ V. Ignore the channel modulation effect. You may use the I-V equation: $I = K_{ni}(V_{GS} - V_t)^2$, i=1,2 for your work.

Given $K_{n1} = 500 \ \mu A/V^2$, $K_{n2} = 750 \ \mu A/V^2$ for transistors Q₁ and Q₂ respectively.

(a) Design R to establish $I_D = 100 \ \mu A$ in the transistor Q_1

(b) Find the drain current and drain voltage for Q₂.




Figure 1:

(Answer any FOUR from the questions below)

Q.2: A zener diode exhibits a voltage of 6.5 V for I_Z = 5 mA. The zener has I_{ZK} =0.5 mA, and a minimum of *five times* I_{ZK} must flow through the zener for reliable operation. The diode has an internal resistance of 15 ohms. The device is used to build a shunt regulator circuit as shown below.

The raw DC supply has a nominal value of 15 V, and can range between 12 V to 18 V. The load current varies from 0 mA to 15 mA.




Figure 2:

- (a) Design a suitable value for the resistance R for reliable operation.
- (b) What will be the output voltage if $R_L = 450 \Omega$ is connected across the output of the system and the raw DC is at its lowest value (12 V)?

Q.3: A bridge-rectifier circuit with a filter capacitor has $R_L = 100$ ohms. The secondary transformer delivers a sinusoid of 15 V (rms) and has a frequency of 60 Hz. The diodes have $V_{DO} = 0.7$ V each.




Figure 3

(a) What will be the value of the filter capacitor *C* so that the ripple voltage is limited to below 500 mV peak-to-peak?

(b) What is the DC voltage at the output of the system?

(c) What is the conduction angle for each diode in the system? Explain with appropriate sketches.

Q.4: For the BJT circuit (Figure 4), the signal source generates ac signal with zero DC. The transistor has $\beta = 100$, and $r_0 = 20 \text{ k}\Omega$.

- (a) Find R_E to establish a DC current of I_E = 0.5 mA. Assume V_{BE}=0.7 V for conduction.
- (b) Find R_C to obtain $V_C = 5 V$.

(c) Determine the system voltage gain with $R_L = 10 \text{ k}\Omega$,




Figure 4:

Q.5: Consider the emitter-degenerated CE BJT amplifier circuit shown below. The signal source has a resistance $R_s = 1 \text{ k}\Omega$ and the load R_L is 5 k Ω .

Given $V_A = \text{infinity}$, $\beta = 100$, $I_E = 2$ mA.

- (a) What value of R_E will make $R_{in} = 10 \text{ k}\Omega$?
- (b) With the above value of R_E , what will be the overall voltage gain v_o/v_i of the system?
- (c) If R_E is by-passed by a large capacitance (negligible reactance), what voltage gain can be obtained?




Figure 5:

Q.6: For the circuit shown (Figure 6)

(a) Draw the ac equivalent circuit for the amplifier.

(b) Find the voltage gain v_o/v_{sig} . Assume that the source provides a small signal v_{sig} with zero DC., and that $\beta = 100$.

(c)What will be the maximum v_{sig} value for which the small signal approximation will remain valid?




Figure 6:

Q.7: Consider the MOSFET amplifier in the figure below. Given that $V_G = 4V V_{DD} = 10 V$, $R_S = 1 k \Omega$. The transistor has $V_t = 1V$, and $k'_n(W/L) = 5 \text{ mA/V}^2$.

(a) Find the bias current I_D through the MOS device.

(b) What will be the voltage gain $\mathbf{v}_o/\mathbf{v}_{sig}$, if $R_D = 15 \text{ k}\Omega$, $R_{G1} = 2 \text{ M}\Omega$, $R_{G2} = 1 \text{ M}\Omega$, $R_{sig} = 10 \text{ k}\Omega$?




Figure 7:

Some important Formulas (BJT & MOSFET)

Model Parameters in Terms of DC Bias Currents

$$g_m = \frac{I_C}{V_T}$$
 $r_e = \frac{V_T}{I_E} = \alpha \left(\frac{V_T}{I_C}\right)$ $r_\pi = \frac{V_T}{I_B} = \beta \left(\frac{V_T}{I_C}\right)$ $r_o = \frac{|V_A|}{I_C}$
In Terms of g_m
 $r_e = \frac{\alpha}{g_m}$ $r_\pi = \frac{\beta}{g_m}$
In Terms of r_e
 $g_m = \frac{\alpha}{r_e}$ $r_\pi = (\beta + 1)r_e$ $g_m + \frac{1}{r_\pi} = \frac{1}{r_e}$
Relationships Between α and β
 $\beta = \frac{\alpha}{1-\alpha}$ $\alpha = \frac{\beta}{\beta+1}$ $\beta+1 = \frac{1}{1-\alpha}$

Overdrive voltage:

 $v_{OV} = v_{GS} - V_t$ $v_{GS} = V_t + v_{OV}$

Operation in the triode region:

Conditions:

■ *i*-*v* Characteristics:

$$i_D = \mu_n C_{ox} \frac{W}{L} \left[(v_{GS} - V_t) v_{DS} - \frac{1}{2} v_{DS}^2 \right]$$

For $v_{DS} \ll 2(v_{GS} - V_t) \iff v_{DS} \ll 2v_{OV}$

$$r_{DS} \equiv \frac{v_{DS}}{i_D} = 1 / \left[\mu_n C_{ox} \frac{W}{L} (v_{GS} - V_t) \right]$$

Operation in the saturation region:

- Conditions:
 - (1) $v_{GS} \ge V_t \iff v_{OV} \ge 0$
 - (2) $v_{GD} \leq V_t \iff v_{DS} \geq v_{GS} V_t \iff v_{DS} \geq v_{OV}$
- *i*-v Characteristics:

$$i_{D} = \frac{1}{2} \mu_{n} C_{ox} \frac{W}{L} (v_{GS} - V_{t})^{2} (1 + \lambda v_{DS})$$

Transconductance:

$$g_m = \mu_n C_{ox} \frac{W}{L} V_{OV} = \sqrt{2\mu_n C_{ox} \frac{W}{L} I_D} = \frac{2I_D}{V_{OV}}$$

• Output resistance:

$$r_o = V_A / I_D = 1 / \lambda I_D$$

graded. Ther in the

Table (*Do not* forget to fill in!)

Answers to be graded	Q.1 (compulsory)			
Marks				

Q.1: Figure 1 depicts two NMOS transistors each with $V_{THN} = 0.5$ V, $K_n = 0.5$ mA/V², and W/L ratio of 4. The *early* voltage for M2 can be assumed to be *infinity*.




Figure 1

(a) Design R_1 so that $V_G = 0.7 V$.

(b) Find R_2 so that M1 will be just at the edge of saturation region.

(c) What will be the current in M1 if it has an *early* voltage of 50 V?

(Answer any FIVE questions)

Q.2: A semiconductor junction diode **D** is used in an automatic gain control system as shown in **figure 2**. The ac resistance of the diode is dependent on the amplitude V_p of the input signal. The capacitance acts as a *short circuit* and the inductor acts as an *open circuit* for the *ac* signal.

The input signal is full-wave rectified to generate a DC voltage which drives the DC current through the diode. This DC voltage is given by $2V_p/\pi$. The diode is a 1 mA diode. The voltage drop across the diode changes by 100 milli volts for a decade (10 times) change in current through it. For the diode you may use the relation: $V_2 = V_1 + 2.303nV_T \log_{10}(I_2/I_1)$, where V_T is the thermal voltage (=25 mV). The DC resistance of the diode can be neglected.

If the input ac signal has a peak amplitude of 10 volts, what will be the output signal magnitude v_o ?




Figure 2

Q.3: The bridge-rectifier circuit in **figure 3** with a filter capacitor has R_L = 200 ohms. The secondary transformer delivers a sinusoid of 15 V (rms) and has a frequency of 60 Hz. The diodes have $V_D = 0.8$ V each.

(a) What will be the value of the filter capacitor so that the ripple voltage is limited to below 0.5 volts peak-to-peak?

(b) What is the DC voltage at the output of the system?

(c) What should be the PIV rating for the diodes?




Figure 3

Q.4: Calculate the small signal gain v_0/v_s for the BJT amplifier circuit in **figure 4**. Assume transistor parameters of $\beta = 80$, V_{BE} (on) = 0.7 V, $V_A = 50$ V.




Figure 4

Q.5: Design (i.e., design the resistor values) a bias-stable PNP-BJT amplifier stage of **figure 5** to meet the following specifications.

The transistor Q-point values are to be: $V_{ECQ} = 6 \text{ V}$, $I_{CQ} \approx 0.5 \text{ mA}$ and $V_{RE} \approx 2 \text{ V}$. Assume transistor parameters of $\beta = 99$ and V_{BE} (ON) = 0.7 V.




Figure 5


Find R₁, R₂, R_E, and R_C.

Q.6: For the circuit shown in figure 6 find

(a) the input resistance R_{in} , and

(b) the voltage gain v_o/v_s . Assume that the source provides a small signal v_{sig} and that $\beta = 100$.

(c) What will be the maximum v_s value for which the small signal approximation will remain valid?



Q.7: A Common Source (CS) MOSFET amplifier is biased at $I_D = 0.25$ mA with a current source connected at the Source terminal of the MOSFET. The transistor has $V_{OV} = 0.3$ V, and a drain resistance of $R_D = 15$ k Ω connected to the DC supply of 15 V. The device has $V_A = 50$ V. The amplifier is capacitively fed from a source with internal resistance $R_{sig} = 100$ k Ω , and a 20 k Ω load is capacitively coupled to the drain of the amplifier.

- (a) Draw the schematic for the amplifier system.
- (b) Calculate the voltage gain of the system.

Q.8: Consider **figure 8.** Calculate the labeled node voltages V_1 and V_2 , given that the MOSFETs have $V_{\text{THN}} = 1$ V, and $K_n \frac{W}{L} = 3 \text{ mA/V}^2$.





Figure 8

(Some formulae and equivalent circuits)



Course		Number	Section
Electronics I		ELEC 311/2	F,U
Examination	Date	Time	# of pages
Final Instructor(s)	December 13, 2012	3 hours	8
Dr.R. Raut, Dr. V. Ramach	andran		
Materials allowed: X No	Yes (Please specify)		
Calculators allowed: No	X Yes		
Students are allowed to use E	NCS faculty approved calcula	ators	
Special Instructions:			
You are required to <u>answer S</u>	IX questions		
You MUST attempt Q.1 (<i>soft</i> :	skill component) : 6 marks		
From Q.2-Q.6, answer any TI	HREE questions.: 8 marks (ea	ch)	
From Q.7-Q.10 answer any T	WO questions: 10 marks (ead	ch)	
Before submitting your answe	er book, <u>fill in the Table belo</u>	<u>w</u> indicating the answe	rs you want to be graded.
(If you do not fill in the Table, book)	, the instructor will mark you	r answers as they appea	ar one after another in the answer
Show all steps clearly in neat	and legible handwriting.		
Students are required to retu	rn the question paper togeth	er with exam booklet(s).
(STUDENT) NAME:			ID #

Table

Answers to be graded	Q.1 (compulsory)			
Marks				

(Some important formulae)

$$\begin{split} I_{C} &= \beta I_{B}, \ I_{E} = (\beta + 1) I_{B} \\ g_{m} &= \frac{I_{C}}{V_{T}}, \ r_{\pi} = \frac{\beta}{g_{m}}, \ \alpha = \frac{\beta}{\beta + 1} \\ I_{C} &= I_{S} \exp(V_{BE} / V_{T}) \\ I_{D} &= K \bigg(\frac{W}{L} \bigg) \bigg((V_{GS} - V_{t}) V_{DS} - \frac{V_{DS}^{2}}{2} \bigg) \\ (\text{linear region}) \end{split} \qquad I_{D} &= K \bigg(\frac{W}{2L} \bigg) (V_{GS} - V_{TH})^{2} \\ (\text{saturation region, excluding Early effect}) \end{cases} \qquad g_{m} &= K \bigg(\frac{W}{L} \bigg) (V_{GS} - V_{TH}) = \sqrt{\frac{2KI_{D}W}{L}} \\ r_{o} &= \frac{V_{A}}{I_{D}} \end{split}$$

Section I (Compulsory): Soft skill component- The student MUST answer this question

Q. 1: The NMOS transistor in the circuit of Figure 1 have $V_{THN} = 1$ V, $K = 120 \mu A/V^2$, $\lambda = 0$, and $L_1 = L_2 = L_3 = 1.5 \mu m$. Find the required values of gate width for each of M_1 , M_2 , and M_3 to obtain the voltage and current values indicated. (6 marks).




Figure 1:

Section II (From Q.2-6, answer ONLY three questions)

Q.2: The current-voltage relationship of a diode is given by

$$i_D = I_s e^{\frac{v_D}{V_T}}$$

where I_s is the scale current of the diode,

 V_T is the thermal voltage = 25 mV at room temperature,

 v_D is the voltage across the diode.

- (a) What is the mA rating of the diode, given $I_S = 10^{-15}$ amperes?
- (b) Assuming that $V_i = 0.7$ V and $v_s = 0.05$ Sin (360t) are applied to the diode (see Fig.2), draw the corresponding (i) DC model and (ii) the *ac* model of the diode.
- (c) Using the above equivalent circuits, obtain the output voltage across the diode configured as in Fig.2.





Figure 2:



Q.3: . Figure 3 shows an electronic amplifier employing a power *npn* BJT device.



It is given that $V_{BB} = 6 \text{ V}$, $V_{BE} = 0.7 \text{ V}$, $V_{CC} = 80 \text{ V}$, $R_B = 10,000 \text{ ohms}$, $R_C = 5000 \text{ ohms}$, $R_E = 10,000 \text{ ohms}$, $C \rightarrow \infty$ and β of the transistor is 29.

- (a) Verify that the transistor is in the active region.
- (b) Draw the *ac* equivalent circuit, given $V_A = 200$ V. Label the calculated *ac* parameters.

(8 marks)

Q.4(a) Figure 4(a) shows a half-wave rectifier circuit. The diode D can be considered ideal.




Figure 4(a):

The system data are: v_s (t)= 60 Cos[(120 π t)] Volts and R_L = 100 kilo ohms.

- (i) Obtain the DC component of $v_o(t)$
- (ii) What is the peak inverse voltage across the diode?

(b) In the system shown in Fig.4(a), a capacitor of value 10 μ F is connected across R_L, as shown in Fig.4(b).




Figure 4(b):

- (i) Sketch the waveform of $v_0(t)$ and label the various values. Find the *ripple* voltage.
- (ii) Determine the DC component of $v_o(t)$.
- (iii) What is the peak inverse voltage across the diode?
- (iv) What should be the new value of C, if the *ripple* found in (i) is to be reduced to half the value?

(8 marks)

Q.5: Figure 5 shows a MOSFET circuit.




Figure 5:

The various component values are given by: $R_1 = 200$ kilo ohms, $R_2 = 150$ kilo ohms, $R_D = 6$ kilo ohms, $R_S = 4.5$ kilo ohms, $V_{DD} = 10$ volts. For the transistor, $K = 200 \mu A/V^2$, (W/L) = 5, $V_{GS} = 1.1$ V, $V_{THN} = 0.7$ V.

- (a) Verify that the MOSFET is in the saturation region.
- (b) Draw the complete *ac* equivalent circuit of Fig.5.

(8 marks)

(8 marks)

Q.6: For the circuit shown in figure 6 assume that the source v_s provides a small signal v_{sig} and that the BJT has $\beta = 100$.

Find:

(a) the input resistance R_{in} .

(b) What will be the maximum v_s value for which the small signal approximation will remain valid?




Figure 6:

Section III (From Q.7-10, answer ONLY two questions)

Q.7: Design (i.e., design the resistor values) a bias-stable PNP-BJT amplifier stage of figure 7 to meet the following specifications.

The transistor Q-point values are to be: $V_{ECQ} = 6 \text{ V}$, $I_{CQ} \approx 0.5 \text{ mA}$ and $V_{RE} \approx 2 \text{ V}$. Assume transistor parameters of $\beta = 99$ and V_{EB} (ON) = 0.7 V.

(10 marks)




Figure 7:

Q.8: Consider the emitter-degenerated CE BJT amplifier circuit shown in figure 8. The signal source has a resistance $R_s = 1 \text{ k}\Omega$ and the load R_L is 5 k Ω .

Given $V_A = \text{infinity}$, $\beta = 100$, $I_E = 2 \text{ mA}$.

- (a) What value of R_E will make $R_{in} = 10 \text{ k}\Omega$?
- (b) With the above value of R_E , what will be the overall voltage gain v_o/v_i of the system?
- (c) If R_E is by-passed by a large capacitance (negligible reactance), what voltage gain can be obtained?

(10 marks)




Figure 8:

Q.9: A Common Drain (CD) MOSFET amplifier is biased at $I_D = 0.25$ mA with a current source connected at the Source terminal of the MOSFET. The transistor has $V_{OV} = 0.3$ V, and a load resistance of 15 k Ω is connected to the source terminal via a coupling capacitance of *infinite* value. The device has $V_A = 50$ V. The amplifier is fed from a source with internal resistance $R_{sig} = 100$ k Ω via a coupling capacitor of *infinite* value.

- (a) Draw the schematic diagram for the amplifier system.
- (b) Calculate the voltage gain of the system.

(10 marks)

Q.10: Figure 10 presents a Common Gate MOS amplifier as an integrated circuit. The transistor M0 provides a bias current of 0.5 mA. The output resistance of M0 can be *assumed as infinity*. Assume that for M2, $K_P = 100 \,\mu\text{A/V}^2$, and for M1, $K_n = 300 \,\mu\text{A/V}^2$. Further, for M2, $V_{Ap} = -40 \,\text{V}$, and for M1, $V_{An} = 30 \,\text{V}$. Given that $V_{THN} = |-V_{THP}| = 1 \,\text{V}$, and W/L = 2 for all the transistors. The body transconductance g_{mb} of M1 can be ignored.

M1 is the *driver* transistor, and M2 serves as the active load. $V_{DD} = |-V_{SS}| = 10$ V.

Draw the *ac* equivalent circuit, and then find the voltage gain v_o/v_{in} for the amplifier.

(10 marks)




Figure 10: