If the transistors are identical, we can put $I_{\mathrm{s} 1}=I_{\mathrm{s} 2}$. Then $I_{o}=I_{\text {REF }}$.
In case of the MOS: $I_{o}=\frac{\mu C_{o x}}{2}\left(\frac{W}{L}\right)_{2}\left(V_{G S}-V_{T H}\right)^{2} ; I_{R E F}=\frac{\mu C_{o x}}{2}\left(\frac{W}{L}\right)_{1}\left(V_{G S}-V_{T H}\right)^{2}$. So $I_{o}=I_{R E F} \frac{(W / L)_{2}}{(W / L)_{1}}$.
If $(W / L)_{2}=(W / L)_{1} ; I_{o}=I_{\text {REF }}$.
Obviously, the key factor that makes the mirroring operation possible is maintenance of same $\mathrm{V}_{\mathrm{BE}}$ (for BJT) and same $\mathrm{V}_{\mathrm{GS}}$ (for MOS) for the pair (reference generator, and the mirror) of devices concerned. DC currents of different levels can be easily generated by adopting the following arrangements (Figures 3(a)-(b)).


Figure 3: (a) BJT based current mirror with a gain of three (all BJTs identical), (b) MOS based current mirror with a gain equal to the aspect ratios (i.e., W/L values) of M1 and M2, the two NMOS are assumed to belong to same technology.

### 2.1.3: DC bias design in case of current source/mirror

To set up the reference current one has to employ a fixed DC power supply and a fixed resistance. Once this is done, the operation follows the equations already mentioned above. Let us consider two examples.
Example 2.1.3.1 :(BJT device):
$I_{n f}=\frac{V_{C C}-V_{B}}{R} ; I_{C}=I_{S} e^{\left(V_{B}-V_{X X X}\right) V_{T}}$, assuming $\mathrm{n}=1$
$\mathrm{KCL} I_{r e f}-\frac{I_{C}}{\beta_{1}}-\frac{I_{o}}{\beta_{2}}=I_{c} ; I_{x}=\frac{I_{C}}{\beta_{1}}+\frac{I_{o}}{\beta_{2}}$. Further,
$I_{o}=I_{S} e^{\left(V_{B}-V_{E X}\right) V_{T}}$. If $I_{0}$ is given, $I_{S}$ is known, and $V_{E E}$ is given,
we can find $V_{B}$. Using the KCL equations above and assuming $\beta_{1}=\beta_{2}=\beta$, we can write
$\frac{V_{C C}-V_{B}}{R}-I_{C}\left(1+\frac{1}{\beta}\right)-\frac{I_{o}}{\beta}=0$. Now, if $V_{C C}$ and $\beta$ are known,
We can solve the above equation for $R$.
Finding $R$ completes the DC design.


Figure 4 : Related to Ex 2.1.3.1

Note the following work, which includes the effect of $\mathrm{V}_{\mathrm{DS}}$ in both the reference generator transistor and the mirroring transistor. Consider figure 8.


Figure 8: Illustrating the effect of unequal $V_{D S}$ in the reference and the mirroring MOS transistors
$I_{R E F}=I_{o}\left(1+\lambda V_{D S 1}\right)=I_{o}\left(1+\lambda V_{G S 1}\right)$, since $V_{D S 1}=V_{G S 1}$ because of gate-drain connection.
$I_{\text {MIRROR }}=I_{\text {out }}=I_{o}\left(1+\lambda V_{D S 2}\right)$, where $V_{D S 2}=V_{D G 2}+V_{G S 2}=V_{D G 2}+V_{G S 1}$. Then $I_{R E F}-I_{M I R R O R}$
$=-I_{o} \lambda V_{D G 2}$.
Thus, $I_{\text {MIRROR }}=I_{R E F}+I_{o} \frac{1}{V_{A}} V_{D G 2} \approx I_{R E F}\left(1+\frac{V_{D G 2}}{V_{A}}\right)$, assuming that $I_{o} \approx I_{R E F}$.
Now, since $\mathrm{V}_{\mathrm{DG} 2}=\mathrm{V}_{\mathrm{DS} 2}-\mathrm{V}_{\mathrm{GS} 2}$, and $\mathrm{V}_{\mathrm{DS} 2}=\mathrm{V}_{\mathrm{o}}-\mathrm{V}_{\mathrm{SS}}$ (see the schematic), one can finally write $I_{\text {MIRROR }}=I_{\text {out }}=I_{\text {REF }}\left(1+\frac{V_{O}-V_{S S}-V_{G S 2}}{V_{A}}\right)$. The current tracking error is $I_{\text {REF }}-I_{\text {out. }}$. Ideally this should be zero. (quiz: What will be the tracking error if $I_{\text {REF }}=I_{O}$ is not assumed?)

### 2.1.5 C: Effect of finite $\beta$ in case of a BJT mirror

Because each BJT has a finite current gain $\beta$, a part of $\mathrm{I}_{\mathrm{REF}}$ is diverted to the base of the reference generator transistor, making $I_{C}=I_{\text {REF }}-I_{X}$ (see Fig.9). The mirror transistor having same $V_{B E}$ as the reference transistor will follow $I_{C}$ of the reference transistor. Thus $I_{O U T}$ of the mirror transistor differs from $I_{\text {REF }}$, introducing an error in tracking $I_{R E F}$.
Tracking error: This is the difference between the ideal output bias current (i.e., assuming infinite $\beta$ ) and the actual output bias current (using finite $\beta$ ). Consider the following hints for the necessary derivations (see figure 9).

- Widlar current mirror

(a)
(b)

Figure 10: (a) schematic of the Widler current mirror circuit, (b) ac equivalent circuit for $R_{\text {out }}$ calculation.

Consider the ac equivalent circuit in Fig.10(b). By inspection we can derive the following
(i) The passive admittance matrix PAM (using $g_{x}$ for $1 / r_{x}, x$ being a general element) is:
Nod\#1
Nod\#2
Nod\#3 $\quad\left[\begin{array}{ccc}\text { Node1 } & \text { Nod\#2 } & \text { Nod\#3 } \\ g_{o 2} & -g_{o 2} & 0 \\ -g_{o 2} & g_{o 2}+g_{E}+g_{\pi 2} & -g_{\pi 2} \\ 0 & -g_{\pi 2} & g_{R}+g_{\pi 1}+g_{o 1}+g_{\pi 2}\end{array}\right]$
(ii) The node voltage vector is: [ $\left.\begin{array}{lll}\mathrm{V}_{1} & \mathrm{~V}_{2} & \mathrm{~V}_{3}\end{array}\right]^{\mathrm{T}}$
(iii) The current source vector is:
Node1
Nod\#2
Node\#3 $\quad\left[\begin{array}{l}i_{x}-g_{m 2} v_{\pi 2} \\ g_{m 2} v_{\pi 2} \\ -g_{m 1} v_{\pi 1}\end{array}\right]$
(iv) The dependant current source $g_{m 2} v_{\pi 2}$ can be expanded as $g_{m 2}\left(V_{3}-V_{2}\right)$. Similarly, $g_{m 1} v_{\pi 1}=g_{m 1} V_{3}$. Substituting in the current source vector expression, we can rewrite step (iii) as:

$$
\begin{aligned}
& \text { Nod\#1 } \\
& \text { Nod\#2 } \\
& \text { Nod\#3 }
\end{aligned} \quad\left[\begin{array}{c}
i_{x}-g_{m 2} V_{3}+g_{m 2} V_{2} \\
g_{m 2} V_{3}-g_{m 2} V_{2} \\
-g_{m 1} V_{3}
\end{array}\right]
$$

(v) Combining (i), (ii) and (iv) in the general nodal admittance matrix (NAM) equation form $\mathbf{Y} \mathbf{V}=\mathbf{I}$, we can derive:

$$
\left[\begin{array}{ccc}
\text { Node\#1 } & \text { Nod\#2 } & \text { Nod\#3 } \\
g_{o 2} & -g_{o 2} & 0 \\
-g_{o 2} & g_{o 2}+g_{E}+g_{\pi 2} & -g_{\pi 2} \\
0 & -g_{\pi 2} & g_{R}+g_{\pi 1}+g_{o 1}+g_{\pi 2}
\end{array}\right]\left[\begin{array}{c}
V_{1} \\
V_{2} \\
V_{3}
\end{array}\right] \quad=\left[\begin{array}{c}
i_{x}-g_{m 2} V_{3}+g_{m 2} V_{2} \\
g_{m 2} V_{3}-g_{m 2} V_{2} \\
-g_{m 1} V_{3}
\end{array}\right]
$$

(vi) Transferring the voltages $V_{2}, V_{3}$ on the right hand side (RHS) to the left side, respectively in the columns of Node\#2 and Node\#3, with a consequent change in sign we derive

$$
\left[\begin{array}{ccc}
\text { Node1 } & \text { Node2 } & \text { Node\#3 } \\
g_{o 2} & -g_{o 2}-g_{m 2} & g_{m 2} \\
-g_{o 2} & g_{o 2}+g_{E}+g_{\pi 2}+g_{m 2} & -g_{\pi 2}-g_{m 2} \\
0 & -g_{\pi 2} & g_{R}+g_{\pi 1}+g_{o 1}+g_{\pi 1}+g_{m 1}
\end{array}\right]\left[\begin{array}{c}
V_{1} \\
V_{2} \\
V_{3}
\end{array}\right]=\left[\begin{array}{c}
i_{x} \\
0 \\
0
\end{array}\right]
$$

(vii) The solution $v_{x}=V_{l}=\mathrm{f}\left(g_{x}\right) i_{x}$, produces the expression of $R_{\text {out }}=\mathrm{f}\left(g_{x}\right)$. Specifically, using Krammer's rule we can evaluate (use of MAPLE can be helpful)
$R_{\text {out }}=\frac{g_{o 2}\left(g_{R}+g_{\pi 1}+g_{o 1}+g_{\pi 2}+g_{m 1}\right)+g_{E}\left(g_{R}+g_{\pi 1}+g_{o 1}+g_{\pi 2}+g_{m 1}\right)+g_{\pi 2}\left(g_{R}+g_{\pi 1}+g_{o 1}+g_{m 1}\right)+g_{m 2}\left(g_{R}+g_{\pi 1}+g_{o 1}+g_{m 1}\right)}{g_{o 2}\left(g_{E} g_{\pi 1}+g_{E} g_{\pi 2}+g_{\pi 2} g_{o 1}+g_{\pi 2} g_{R}+g_{E} g_{R}+g_{E} g_{m 1}+g_{\pi 2} g_{m 1}+g_{\pi 2} g_{\pi 1}+g_{E} g_{o 1}\right)}$

- Numerical evaluation:

If we assume that the two BJTs are identical with $V_{A}=50$ volts, $I_{C}=I_{R E F}=1 \mathrm{~mA}, \beta=99$, $R_{E}=1 \mathrm{k} \Omega, R=3 \mathrm{k} \Omega$, we can determine all the parameters ${ }^{1}$ in the expression for $R_{\text {out }}$, and finally get $R_{\text {out }}=\mathbf{1 . 4 6 5} \boldsymbol{M \Omega}$ (approximately). This is a large value. This is the result of inserting $R_{E}$ at the emitter of Q2.

To gather an idea of $R_{\text {out }}$ without the emitter resistance $R_{E}$, we can set $R_{E}=0$, i.e., $g_{E}$ =infinity. We can evaluate

[^0]is not effective. In this case the resistance is approximately $1 / g_{m}$ (the student is suggested to prove it). The collector/drain terminal in this case has to be grounded for ac signals. This situation does not arise for a diode connected transistor (i.e., case 2.2.1A).

### 2.2.2: Use of active loads in single stage amplifiers

### 2.2.2 A: CE/CS amplifier

The schematics for a CE/CS amplifier with an active loads are shown in Figures 17(a), (b) with current mirror active loads and in Figures 17(c), (d) with current source active loads.


Figure 17: (a) CE BJT amplifier, and (b) CS MOS amplifier, with current mirror active load;
(c) CE BJT amplifier, and (d) CS MOS amplifier, with current source active load


Figure 19: (a) Mirror of Fig.10(a) with $R_{E}$ replaced by fixed $V_{B E}$ across $\mathrm{Q}_{3}$, (b) $R_{E}$ replaced by diode connected $\mathrm{Q}_{3}$

In practical integrated circuit implementation of the current mirror, we need to replace the $I_{\text {REF }}$ by actual circuit elements providing a bias current. This has already been shown in Fig.9, for example.

Finally, use of too many (more than two) independent DC voltage sources is not practical in an actual integrated circuit substrate floor. Hence the arrangement around $\mathrm{Q}_{3}$ in Fig.19(a) needs a change to reflect $\mathrm{Q}_{3}$ as providing an ac output resistance of $r_{o}$. This can be achieved by including $Q_{3}$ as part of a current mirror as shown in Fig. 20(a), for example.
2.2.3 B: Cascode current mirror


Figure 21: (a) Wilson current mirror with BJT devices, (b) Wilson current mirror with MOS devices.

## 2.3: Differential amplifiers:

- Differential amplifiers with discrete resistance circuits.
- Differential amplifiers with active loads.

A differential amplifier amplifies difference of two signals. So this amplifier shall have two input nodes. The output can have one or two nodes. In the first case (one output node), the system is simply referred to as a differential-in single-out amplifier. In the second case (output having two nodes), the system will be called as differential-in, differential- out amplifier. Typical schematics of a differential amplifier using BJT and MOS devices are shown in figure 22, and figure 23. It can be seen that the emitter terminals of the input devices in a BJT differential amplifier are connected together and a DC current source provides the bias current through this tail-end. For a MOS amplifier, the source terminals of the input devices are connected together. In a discrete component version of the system, the loads are resistances. In an integrated circuit version, the loads will be replaced by active loads.

When the transistors are matched (i.e., identical and of same semiconductor process technology), the output of the differential amplifier will be zero when the two input signal are equal. Thus, a differential amplifier provides good rejection (i.e., produces zero output) for common mode

Clearly, $v_{o 1}=-g_{m} R_{C} v 1 / 2, v_{o 2}=g_{m} R_{C} v_{1} / 2$. Then the differential output voltage signal $=v_{01}-v_{02}$ $=-g_{m} R_{C} v_{1}$. The voltage gain is then $-g_{m} R_{C}$.

### 2.3.1.3 E: Common mode voltage gain

Now we shall consider $v_{1}=v_{2}=v_{C M}$. Then $v_{3}=v_{C M}$ (see eq. 2.3.1.10). In this case, we shall have $v_{01}$ $=\mathrm{v}_{\mathrm{o} 2}=0$. Accordingly, the differential output voltage is zero! Since we are considering identical matched transistors calculating a differential voltage gain with zero differential input signal voltage becomes meaningless.
We therefore calculate the single-ended voltage gain, i.e., $v_{o 1} / v_{C M}$. We now divide the amplifier into two halves (half circuits) as shown in Fig.26. Each half is like a CE amplifier with unbypassed resistance in the emitter. The derivation follows. Consider only one half-circuit. KCL at the node of $v_{x}$ gives

$$
\begin{equation*}
-\frac{v_{C M}-v_{x}}{r_{\pi}}-g_{m}\left(v_{C M}-v_{\chi}\right)+\frac{v_{x}}{2 R_{I}}=0 \tag{2.3.1.12}
\end{equation*}
$$

Solving for $v_{x}$, we get $\quad v_{x}=\frac{2 v_{C M}\left(g_{m} r_{\pi}+1\right) R_{I}}{r_{\pi}+2 R_{I}\left(g_{m} r_{\pi}+1\right)}$
The output signal voltage $v_{o 1}=-g_{m} R_{C}\left(v_{C M}-v_{x}\right)=-\frac{g_{m} r_{\pi} R_{C} v_{C M}}{r_{\pi}+2 R_{I}\left(g_{m} r_{\pi}+1\right)}$
Remembering that $g_{m} r_{\pi}=\beta, r_{\pi}=(\beta+1) r_{e},(\beta+1) / \beta=1 / \alpha$, we can finally get the common mode gain $G_{C M}=-v_{o 1} / v_{C M}=-\frac{\alpha R_{C}}{r_{e}+2 R_{I}} \approx-\frac{\alpha R_{C}}{2 R_{I}}$. This is approximately same as the voltage gain of a CE BJT amplifier with an un-bypassed emitter resistance of $r_{e}$ (internal to the transistor) in series with $2 R$ (external to the transistor).

The MOS or CMOS technology is primarily used now- a- days for integrated circuits and systems. So we can work with a MOST-based DA for signal related analysis or calculations.

For a current mirror based DA, consider figures 29(a) and (b) for the schematic and the associated small signal equivalent circuit respectively. The amplifying devices are NMOS while the active loads are comprised of PMOS transistors.


Figure 29: (a) A CMOS DA with current mirror load and current mirror bias current source, (b) ac equivalent circuit at low frequency (i.e., ignoring any parasitic capacitances). Body effect in M1 and M2 has been ignored

Analysis: To begin an approximate analysis, we will introduce several simplifying assumptions. Thus the NMOS transistors M1,M2 are considered matched pair of transistors. So $g_{m 1}=g_{m 2}=g_{m n}$, $r_{o 1}=r_{o 2}=r_{d n}$. Similarly, the PMOS pair M3,M4 are considered matched. So $g_{m 3}=g_{m 4}=g_{m p}$, and $r_{03}=r_{04}=r_{d p}$. Let us introduce the conductance parameter $g_{x y}=1 / r_{x y}$.

We will then carry out the analysis for balanced differential input signals, i.e., $v_{1}=v_{d} / 2, v_{2}=-v_{d} / 2$. Consequently, $v_{s}=0, v_{g s 1}=v_{d} / 2, v_{g s 2}=-v_{d} / 2$. Further the circuit configuration of the current mirror dictates $v_{g s 3}=v_{o 1}$


[^0]:    ${ }^{1}$ The assumption made here is that the $a c$ parameters of the two transistors are identical. In practice it is not true. With $R_{E}$ at the emitter of $\mathrm{Q}_{2}$, the DC current in $\mathrm{Q}_{2}$ will be different from that of $\mathrm{Q}_{1}$, and hence the ac parameters will be different..

