


Formal Verification of Systems

Professors S. Tahar, E. Cerny and X. Song
(Updated by S. Tahar, May 2002)

Department of Electrical and Computer Engineering
Concordia University
1455 de Maisonneuve West, H961
Montréal (Québec)
H3G 1M8 Canada

Tel +1 (514) 848-3114
Fax +1 (514) 848-2802
E-mail: tahar@ece.concordia.ca

Course Flow



1. Introduction to Formal Verification

	Page
Introduction and Terminology	1.4
Verification by Simulation	1.8
Formal Verification	1.12
Hierarchical Verification	1.17
Formal Specification	1.18
State of the Art in Formal Verification	1.22
Formal Logic	1.24
Formal Verification Methods	1.29
Formal Verification Tools	1.40
Formal Verification & Design Flow	1.42
References	1.43

Introduction

- Digital systems continuously grow in scale and functionality, 10Mgates now, ...
Performance of integrated circuits (IC) doubling every year
Microprocessors containing 5M gates, doubling of frequency per generation, transistor scale by 30% per generation
Telecommunication chips are deep submicron application-specific integrated circuits (ASICs) with more than 1M gates
I/O pins limit observability and controllability, likelihood of design errors increasing
In 1994, problems with Intel Pentium and Pentium Pro microprocessors. Cost of correction about \$250 M
In 1995, problem with TI 320C32 floating point digital signal processor
Failure of Ariane 6 due to bad specification of SW module for reuse
- **Our goal: develop awareness of formal verification methods as complement to simulation to improve design quality.**
- *Formal Methods*: mathematically-based languages, techniques, and tools for specifying and verifying systems
- Increase understanding of a system by revealing *inconsistencies*, *ambiguities*, and *incompleteness*
.... often even by just going through the process of rigorous specification...

Terminology

Formal Methods is the application of logic to the development of “correct” systems

Correctness is classically viewed as two separate problems, **validation** and **verification**

Validation: answers “are we building the right system?”


Verification: answers “are we building the system right?”

Formal Validation: Can we use logic to help ensuring that the specification is complete, consistent, and accurately captures the customer’s requirements

Formal Verification: Can we use logic to help ensuring that the system built faithfully implements its specification


Formal methods are used today in many **applications** including:

- Microprocessor Design
- Cache Coherency Protocols
- Telecommunications Protocols
- Rail and Track Signaling
- Security Protocols
- Automotive Companies



System Design and Verification


- Typical levels of abstraction in design:



- Behavioral synthesis: behavioral description into RTL description
- RTL synthesis: RTL description into logic description
- Logic synthesis: logic description into netlist of primitive gates for a target technology
- Layout synthesis: gate netlist to mask geometry

Validation & Verification by Simulation

- Traditionally used to check for correct operation of systems
- Use of *test benches* (set of input vectors, expected outputs, environment constraints, etc.).



Verification by Simulation (cont'd)

The “standard” verification technique is testing (simulation), but

Program testing can be a very effective way to show the presence of bugs, but it is hopelessly inadequate for showing their absence.

Edsger W. Dijkstra

Bottom line: Not feasible to simulate all input sequences to *completely* verify a design.

Example 1: Suppose you want to test a 64-bit floating-point division routine. There are 2^{128} combinations. At 1 test/ μ s, it will take 10^{25} years

Example 2: How long does it take to exhaustively simulate a 256 bit RAM?

$2^{256} = 10^{80}$ combinations of initial states and inputs

Assume

- Use all the matter in our galaxy (10^{17} kg) to build computers
 - Each computer is of the size of single electron (10^{-30} kg)
 - Each computer simulates 10^{12} per second
- $\Rightarrow 10^{10}$ years will reach **0.05%** of test cases!

Verification by Simulation (cont'd)

General Problems

- Generation of input sequences
 - Exercise a small fraction of system operations
 - Patterns developed manually
 - Weighted Random sequences to test certain functionality
- Generation of expected outputs
- Long simulation runs, effective input sequences hard to generate
 - Design coverage? Corner cases?
- Input patterns biased towards anticipated sources of errors
 - Errors often occur where not anticipated
 - Bugs typically introduced at locations to which designers did not pay attention
- Result comparison often incomplete: difficult to compare results from different models and simulators
- Systems growing larger: Number of possible states grows exponentially with increased number of possible event combinations
- Design teams growing larger: More sources of misunderstandings and inconsistencies

Automated Synthesis: an Alternative to Simulation?

- An alternative to post-design verification is the use of *automated* synthesis techniques — *correct-by-construction*
- Logic synthesis techniques successful in automating low-level (gate-level) logic design
- Progress needed to automate the design process at *higher levels*.
- Until synthesis technology matures high-level design done manually
 - Requires post-design verification.
- Top-level specification/design must always be checked against properties of the “idea”
 - No golden reference at that level

Formal Verification: Another Alternative to Simulation!

Formal Verification is the process of constructing a proof that a target system will behave in accordance with its specification.


- Use of *mathematical reasoning* to prove that an implementation satisfies a specification
- Like a mathematical proof: correctness of a formally verified hardware design holds *regardless of input values*.
- Consideration of *all cases is implicit* in formal verification.
- Must establish:
 - A formal *specification* (properties or high-level behavior).
 - A formal description of the *implementation* (design at higher level of abstraction — *model* (observationally) equivalent to implementation or implied by implementation).

[IEEE Spectrum, January 1996]

“As designs grow ever more complex, formal verifiers have left the research lab for the production arena.”

“Formal methods have already proven themselves, and have a bright future in electronic design automation.”

Formal Verification



- Complete with respect to a given property (!)
- Correctness guaranteed mathematically, regardless the input values
- No need to generate expected output sequences
- Can generate an error trace if a property fails: better understand, confirm by simulation
- Formal verification useful to detect and locate errors in designs
- Consideration of *all cases is implicit* in formal verification

Simulation vs. Formal Verification

Example: $(x + 1)^2 = x^2 + 2x + 1$

Simulation Values:

x	$(x + 1)^2$	$x^2 + 2x + 1$
0	1	1
1	4	4
2	9	9
3	16	16
9	100	100
67	4624	4624
...

Simulation vs. Formal Verification (cont'd)

Formal Proof

1.	$(x + 1)^2 = x^2 + 2x + 1$	definition of square
2.	$(x + 1)(x + 1) = (x + 1)x + (x + 1)1$	distributivity
3.	$(x + 1)^2 = (x + 1)x + (x + 1)1$	substitution of 2. in 1.
4.	$(x + 1)1 = x + 1$	neutral element 1
5.	$(x + 1)x = xx + 1x$	distributivity
6.	$(x + 1)^2 = xx + 1x + x + 1$	substitution of 4. and 5. in 3.
7.	$1x = x$	neutral element 1
8.	$(x + 1)^2 = xx + x + x + 1$	substitution of 7. in 6.
9.	$xx = x^2$	definition of square
10.	$x + x = 2x$	definition of 2x
11.	$(x + 1)^2 = x^2 + 2x + 1$	substitution of 9. and 10. in 8.


Simulation vs. Formal Verification

- Simulation: *complete* (real) *model*, *partial verification*
- Verification: *partial* (abstract) *model*, *complete verification*
- Simulation still needed to tune specifications; for large complete designs
- Verification can generate counter-examples (error traces); possibly false negatives!
- Techniques are complementary — formal verification gives additional confidence, e.g.,
 1. Apply formal verification of abstract model
 2. Obtain error trace if bug found (may be false negative!)
 3. Simulate error trace on the real model
- Common difficulty in all verification methods:
 - lack of “golden” reference
 - what properties to verify

[IEEE Spectrum, January 1996]

“Simulation and formal verification have to play together.”

Hierarchical Verification



- **Specification (Spec):**
Properties: enumeration of assumptions and requirements,
Functions: desired behavior or design descriptions,
State machines: desired behavior or design descriptions,
Timing requirements, etc.
- **Implementation (Imp)** refers to the design to be verified.
 Corresponds to a description at any level of abstraction, not just the final physical level.
 Can serve as a specification for the next lower level.

Formal Specification

- A *specification* is a description of a system and its desired properties
- Useful as a communication device:
 - between customer and designer,
 - between designer and implementor, and
 - between implementors and tester
- Companion document to the system's source code, but at a higher level of abstraction
- Properties relate to **function**, interfaces, timing, performance, power, layout, etc.
- *Formal specification:*
 - Use of formal methods (a **language** with mathematically-defined **syntax** and **semantics**) to describe the intended behavior of the system:
 - The language of logic provides an unambiguous method of recording the specification
 - We can reason about a formal specification to check that the system specified will possess other desired properties
- The process of writing a formal specification helps uncover ambiguity and incompleteness
- Formal specifications most successful for functional behavior, also interface & timing
- Trend to integrate different specification languages, each for a different aspect (e.g. VERA, SystemC, VHDL+)

Formal Specification (cont'd)

Specification Validation

- Whether the specification means what it is intended to mean
- Whether it expresses the required properties
- Whether it completely characterizes correct operation, etc.

(Validation methods: simulation or formal techniques)

Formalisms for representing specifications:

- Logic: propositional, first-order predicate, higher-order, modal (temporal), etc.
- Automata/language theory: finite state, omega automata, etc.

Types of properties:

- Functional correctness properties;
- Safety (invariant) and Liveness properties

E.g.: in a mutual exclusion system with two processes A and B

Safety property (nothing bad will ever happen): e.g. simultaneous access will never be granted to both A and B. If false, can be detected by finite sequences

Liveness property (something good will eventually happen): e.g. if A wants to enter its critical section, it will eventually do so. Can only be proved false by infinite sequences (any finite sequence can be extended to satisfy the eventuality condition)

Limitations of Formal Verification


Just because we have proved something correct does not mean it will work!

There are gaps where formal verification connects with the real world.

- Does the **specification** actually captures the designer's intentions?
 - Specification must be simple and abstract
 - Example of a good specification for a half-adder: $out = (in_1 + in_2) \bmod 2$
- Does the **implementation** in the real world behave like the model?
 - Can in_1 drive three inputs
 - What happens if the wires are fabricated too close together?
 - Do we need to model quantum effects on the silicon surface?

Formal Verification — an Interdisciplinary Activity

- Formal methods cut across almost all areas in Computer Science and Engineering
- Foundation in mathematics
- Formal verification requires
 - A formal language for describing both specifications and implementations
 - A deductive calculus for providing propositions in this language



State of the Art

- In the 1960-70's, high expectations for "software verification", but hopes gradually fizzled out by the late 1970's
- Theorem proving approaches have "cultural roots" in software verification in 1970's (Hoare, Owicki, Gries)
- The use of formal methods did not seem practical
 - notations too obscure
 - techniques did not scale with problem size
 - tool support inadequate or too hard to use
 - Only a few non-trivial case studies available
 - Few people had the necessary training
- Why formal methods might work well for "hardware verification"?
 - Hardware is often regular and hierarchical
 - Re-use of design is common practice
 - Hardware specification is more common, e.g., VHDL models
 - Primitives are simpler, e.g., behavior of a NAND-Gate easier to describe than the semantics of a while-loop
 - Cost of design error can mean a 6 months delay and a costly set of lithography masks

State of the Art (cont'd)

- Recently more promising picture
 - Software specification: industry trying out notations like SDL or Z to document system's properties
 - Protocol verification successful
 - Hardware verification: industry adopting model checking and some theorem proving to complement simulation
 - Industrial case studies increasing confidence in using formal methods
 - Verification groups: *IBM, Intel, Motorola, HP, Nortel, NEC, Fujitsu, SUN, Cadence, Siemens, Synopsys, Lucent Technologies,*
 - Commercial tools from: *Chrysalis, Cadence, Synopsys, Verysys, IBM,*
- In this course, we focus on formal verification methods of digital hardware
- ... but model checking is making inroads into software verification of real-time reactive systems and protocols

Formal Logic

What Does "Formal" mean?

- Webster's dictionary gives the following as one of the definitions of "formal": "related to, concerned with, or constituting the outward **form** of something as distinguished from its **content**"
- A method is **formal** if its rules for manipulation are based on form (*syntax*) and not on content (*semantics*)
- Majority of existing formal techniques are based on some flavor of formal (symbolic) logic: Propositional logic, Predicate logic, other logics.

Formal logic

- Every logic comprises a formal language for making statements about objects and reasoning about properties of these objects.
- Statements in a logic language are constructed according to a predefined set of formation rules (depending on the language) called *syntax rules*.
- A logic language can be used in different ways.

Types of Logic

- Propositional logic: traditional *Boolean* algebra, variables $\in \{0,1\}$
- First-order logic (Predicate logic): quantifies *for all* (\forall) and *there exists* (\exists) over variables
- Higher-order logic: adds reasoning about (quantifying over) sets and functions (predicates)
- Modal/temporal logics: reason about what *must* or *may* happen

Propositional logic \longrightarrow First-order logic \longrightarrow Higher-order logic

Less expressive (-) ----- \longrightarrow Very expressive (+)

Decidable (+) ----- \longrightarrow Undecidable (-)

Complete (+) ----- \longrightarrow Incomplete (-)

- Propositional logic: decidable and complete
- First-order logic: decidable but not complete
- Higher-order logic: not decidable nor complete

Formal Logic (cont'd)

Proof Theory

- A formal logic system consists of:
 - a notation (syntax)
 - a set of axioms (facts)
 - a set of inference (deduction) rules
- A formal proof is a sequence of statements where every statement follows from a preceding one by a rule of inference
- Purely syntactic (mechanical) activity; not concerned with the meaning of statements, but with the arrangement of these statements, and whether proofs can be constructed

Model Theory

- The second use of a logic language is for expressing statements that receive a meaning when given an interpretation
- The language of logic is used here to formalize properties of structures, to determine when a statement is true on a structure
- This use of a logic language is called *model theory*
- Forces a *precise* and *rigorous* definition of the concept of *truth* on a structure

Formal Logic (cont'd)

Logic = Syntax + Semantics

- Syntax and semantics of logic are not independent
- A logic language has a syntax, and the meaning of statements by an interpretation on a structure
- The interaction between model theory and proof theory *makes logic an interesting and effective tool*

Proof System

- Given a logic (syntax and semantics), there can be one or more proof systems, e.g. HOL and PVS are two proof systems based on higher-order logic.

Issues of proof systems

- **Consistency (Soundness):** all provable formulas (*theorems*) are logically (*semantically*) true
 - **Completeness:** all valid formulas (*semantically true*) are provable (*theorems*)
 - **Decidability:** there is an algorithm for deciding the (*semantical*) truth of any formula (*theorems*)
- \Rightarrow A proof system is acceptable only if it is consistent (may not be complete nor decidable)

Formal Logic (cont'd)

Application of logic to verification

- *Specification* represented as a *formula*
- *Implementation* represented as a *formula* or as a *semantic model*
- **Formula \vdash Formula:**
Verification as theorem proving, i.e., relationship (implication or equivalence) between the specification and the implementation is a theorem to be proven.
- **Model \models Formula:**
Both theorem proving and model checking can be used
Model checking deals with the semantic relationship: shows that the implementation is a model for the specification formula (property).

Relation between Spec and Imp:

- $\text{Imp} \equiv \text{Spec}$: the implementation is *equivalent* to the specification
- $\text{Imp} \rightarrow \text{Spec}$: the implementation *logically implies* the specification
- $\text{Imp} \models \text{Spec}$: the implementation is a *semantic model* in which the specification is true

Formal Verification Methods

Formal verification methods can be categorized in following main groups:

Interactive (deductive) Methods:

- **Theorem Proving:** relationship between a specification and an implementation is a theorem in a logic, to be proven within the context of a proof calculus

Automated Methods:


- **Combinational Equivalence Checking:** proof of structural equivalence of logic designs
- **Sequential Equivalence Checking:** proof of behavioral equivalence of FSMs
- **Model Checking:** proof of (temporal) logic property (safety & liveness) against a semantic model of the design
- **Invariant Checking** (safety property)
- **Language Containment** (model checking of w-automata)

Issues in Verification methods:

- **Soundness:** every statement that is provable is actually true.
- **Completeness:** every statement that is actually true is provable.
- **Automation:** proof generation process automatic, semi-automatic or user driven
- Can it handle:
 - *Compositional proofs:* constructed syntactically from proofs of component parts
 - *Hierarchical proofs:* for system organized hierarchically at various levels of abstraction
 - *Inductive proofs:* reason inductively about parameterized descriptions

Theorem Proving

Prove that an implementation satisfies a specification by mathematical reasoning.



Implementation and specification expressed as *formulas in a formal logic*.

Relationship (logical equivalence/logical implication) described as *a theorem* to be proven.

A proof system:

A set of axioms and inference rules (simplification, rewriting, induction, etc.)

Theorem Proving (cont'd)

Some known theorem proving systems:

- Boyer-Moore/ACL2 (first-order logic)
- HOL (higher-order logic)
- PVS (higher-order logic)
- Lambda (higher-order logic)

Advantages:

- High abstraction and powerful logic expressiveness
- Unrestricted applications
- Useful for verifying parameterized datapath-dominated circuits

Limitations:

- Interactive (under user guidance)
- Requires expertise for efficient use
- Automated for narrow classes of designs

FSM-based Methods

Finite State Machines (FSM)


- Well-developed theory for analyzing FSMs (e.g., reachable states, equivalence)
- An FSM $(I, O, S, \delta, \lambda, S_0)$
 - I : input alphabet,
 - O : output alphabet,
 - S : set of states,
 - δ : next-state relation, $\delta \subseteq S \times I \times S$,
 - λ : output relation, $\lambda \subseteq S \times I \times O$ (Mealy), $\lambda \subseteq S \times O$ (Moore)
 - S_0 : set of initial states.
- Deterministic machines: $\delta: S \times I \rightarrow S$ and $\lambda: S \times I \rightarrow O$ are functions, $S_0 = \{s_0\}$.

FSM Equivalence Verification

- Basic method:
 - If same state variables — *Combinational Equivalence* of δ and λ
 - If state space different - *State Enumeration by Reachability Analysis*
- Two FSMs are equivalent if they produce the same output for every possible input sequence — *Sequential Equivalence Checking*

Equivalence Checking

Equivalence by reachability analysis of the Product Machine



Reachability Analysis:

Start from initial state

repeat

Apply transition relation to determine next state


In each reached state, check equivalence of corresponding outputs of M_1, M_2

until all reachable states visited

- Involves building a *state transition graph* (*Finite Kripke structure*)
 - Problem: “State explosion” - e.g., 32-bit \rightarrow register 2^{32} states
 - Partial solution: Implicit State Enumeration with
 - Reduced Ordered Binary Decision Diagrams (ROBDD)
- Represent transition/output relations and sets of states symbolically using ROBDD

Equivalence Checking (cont'd)

Application example:



Combinational equivalence:


- possible if one-to-one state mapping do exit
- relatively straightforward (equivalence of sets of functions (BDDs))
- tools already part of verification flow

Sequential equivalence:

- no state mapping required (building of product machine)
- hard to handle large circuits (also must consider all initial states)
- no tools for industrial use

Model Checking


Basic idea:



- Property described by temporal logic formula.
 - System modeled by Labeled Transition Graph (LTG, LTS, *Finite Kripke structure*).
 - Exhaustive* search through the state space of the system (*Reachability Analysis*) to determine if the property holds (provides counterexamples for identifying design errors).
 - Problem: “State explosion”
 - Partial Solution: Symbolic Model Checking
- Represent transition/output relations and sets of states symbolically using ROBDD


Symbolic Model Checking

Basic idea:



- Problem: again “State explosion” (max ~ 400 Boolean variables), low abstraction level.

Model Checking vs. Simulation



Theorem Proving vs. Model Checking

Theorem Proving: useful for architectural design and verification

- Process: Implementation description: Formal logic
Specification description: Formal logic
Correctness: $\vdash Imp \Rightarrow Spec$ (implication) or $\vdash Imp \Leftrightarrow Spec$ (equivalence)
- High abstraction level possible, expressive notation, powerful logic and reasoning
- Interactive and deep understanding of design and higher-order logic required
- Need to develop rules (lemmas) and tactics for class of designs
- Need a refinement method to synthesizable VHDL / Verilog


Model Checking: at RT-level (or below) with at most ~400 Boolean state variables

- Process: Implementation description: Model as FSM
Specification description: Properties in temporal logic
Correctness: $Impl \models Spec$ (property holds in the FSM model)
- Easy to learn and apply (completely automatic), properties must be carefully prepared
- Integrated with design process, refinement from skeletal model
- State space explosion problem (not scalable to large circuits)
- Increase confidence, better verification coverage

Formal Verification Tools

Supplier	Tool Name	Class of Tool	HDL	Design Level
COMMERCIAL TOOLS				
Chrysalis	Design Verifier	Equiv. Checking	VHDL/Verilog	RTL/Gate
Synopsys	Formality	Equiv. Checking	VHDL/Verilog	RTL/Gate
Cadence	Affirma	Equiv. Checking	VHDL/Verilog	RTL/Gate
Compass	VFormal	Equiv. Checking	VHDL/Verilog	RTL/Gate
Verysys	Tornado	Equiv. Checking	VHDL/Verilog	RTL/Gate
Abstract Hardware Ltd.	Checkoff-E	Equiv. Checking	VHDL/Verilog	RTL/Gate
IBM	BoolsEye	Equiv. Checking	VHDL/Verilog	RTL/Gate
Cadence	FormalCheck	Model Checking	VHDL/Verilog	RTL
Abstract Hardware Ltd.	Checkoff-M	Model Checking	VHDL/Verilog	RTL/Gate
IBM	RuleBase	Model Checking	VHDL	RTL
Abstract Hardware Ltd.	Lambda	Theorem Proving	VHDL/Verilog	RTL/Gate
PUBLIC DOMAIN TOOLS				
CMU	SMV	Model Checking	own language	RTL
Cadence	Cadence SMV	Model Checking	Verilog	RTL
UC Berkeley	VIS	Model/Equ. Check.	Verilog	RTL/Gate
Stanford U.	Murphy	Model Checking	own language	RTL
Cambridge U.	HOL	Theorem Proving	(SML)	universal
SRI	PVS	Theorem Proving	(LISP)	universal
UT Austin/CLI	ACL2	Theorem Proving	(LISP)	universal

Design Flow and Formal Verification (VIS)



© 1997 E. Cerny, X. Song, © 1999 E. Cerny, © 2000 S. Tahar

5/10/02

1.41 (of 43)

Design Flow and Formal Verification

- RT level
 - ⇒ Simulation of RTL
 - (+) efficient for less interacting concurrent components
 - (-) incomplete for complicated control parts and difficult error trace
 - ⇒ Model checking of RTL
 - (+) efficient for complicated interacting concurrent components
 - (+) counter-examples can trace design errors
- Netlist (Gate level)
 - ⇒ Equivalence checking of netlist vs. RTL
 - (+) check the equivalence of submodules to ensure the correctness of synthesis
 - (+) trace synthesis errors using counter-examples
 - ⇒ Model checking of netlist
 - (+) correctness of the entire gate-level implementation
 - (-) unpractical: state space explosion

© 1997 E. Cerny, X. Song, © 1999 E. Cerny, © 2000 S. Tahar

5/10/02

1.42 (of 43)

References

1. T. Kropf. *Introduction to Formal Hardware Verification*, Springer Verlag, 1999.
2. C. Kern and M. Greenstreet. "Formal Verification in Hardware Design: A Survey", *ACM Transactions on Design Automation of E. Systems*, Vol. 4, April 1999, pp. 123-193.
3. A. Gupta. "Formal hardware verification methods: a Survey". *Formal Methods in System Designs*, Vol. 1, pp. 151-238, 1992.
4. Carl-Johan Seger. "An Introduction to Formal Verification", Technical Report 92-13, UBC, Department of Computer Science, Vancouver, B.C., Canada, June 1992.
5. M. Yoeli. "Formal Verification of Hardware Design", IEEE Computer Society Press, 1991.
6. M.C. McFerland. "Formal Verification of Sequential Hardware: a Tutorial". *IEEE transaction on CAD*, 12(5), May 1993.
7. E. M. Clarke and J. M. Wing. "Formal Methods: State of the Art and Future Directions". *ACM Computing Surveys*, December 1996.
8. R. P. Kurshan, "Formal Verification in a Commercial Setting", *Proc. Design Automation Conference*, Anaheim, California, June 9-13, 1997, pp 258-262.
9. Various Contributors, "Survey of Formal Verification", *IEEE Spectrum*, June 1996, pp. 61-67.
10. K. Keutzer. "The Need for Formal Verification in Hardware Design and What Formal Verification has not Done for Me Lately". *Proc. HOL Theorem Proving System and its Application*, Miami, Florida, USA, 1991.

© 1997 E. Cerny, X. Song, © 1999 E. Cerny, © 2000 S. Tahar

5/10/02

1.43 (of 43)