



The Intrinsic Silicon

- Thermally generated electrons and holes
- Carrier concentration

$$p_i = n_i$$

$$n_i = 1.45 \times 10^{10} \text{ cm}^{-3} \text{ @ room temp}$$


Generally:

$$n_i = 3.1 \times 10^{16} T^{3/2} e^{-1.21/2KT} \text{ cm}^{-3}$$

T = temperature in K° (Degrees Kelvin)

K = Boltzmann Constant


$$= 8.63 \times 10^{-5} \text{ eV/K}^\circ$$





The Extrinsic Silicon

- Number of carriers is increased by introducing foreign atoms called **impurities**
- The process of introducing impurities is called **doping**
- Two Types of dopants: p type and n type
 - p-type dopants: Boron (B), Gallium (G), Aluminum (Al)
 - n-type dopants: Arsenics (Ar), Phosphorous (P), Antimony (Sb)





Doping Concentration

■ P-type:

$$\text{concentration} = p = N_A + p_{th}$$

N_A = concentration of p type dopant (atoms/cm³)

p_{th} = concentration of thermally generated holes (holes/cm³)

$$p \approx N_A \quad (N_A \gg p_{th})$$


■ n-type:

$$\text{concentration} = n = N_D + n_{th}$$

N_D = concentration of n type dopant (atoms/cm³)

n_{th} = concentration of thermally generated electrons (electrons/cm³)


$$n \approx N_D \quad (N_D \gg n_{th})$$






Degrees of Doping

Degree of concentration

- 
- N^{--} or P^{--} : N_D or $N_A < 10^{14} \text{ cm}^{-3}$
 - N^- or P^- : $10^{14} \text{ cm}^{-3} < N_D$ or $N_A < 10^{16} \text{ cm}^{-3}$ (lightly doped)
 - N or P : $10^{16} \text{ cm}^{-3} < N_D$ or $N_A < 10^{18} \text{ cm}^{-3}$ (moderately doped)
 - N^+ or P^+ : $10^{18} \text{ cm}^{-3} < N_D$ or $N_A < 10^{20} \text{ cm}^{-3}$ (heavily doped)
 - N^{++} or P^{++} : N_D or $N_A > 10^{20} \text{ cm}^{-3}$



Review of the pn Junction

Potential across pn junction:

$$\Phi_D = (KT/q) \ln(N_A \cdot N_D / n_i^2)$$

Depletion) region length:





$$X_d = K \left[\left(\frac{1}{N_A} \right) + \left(\frac{1}{N_D} \right) \right] \Phi_D^{0.5}$$

K constant a function of (ϵ_{si}, q)


Junction Capacitance:

$$C_j = C_{j0} / (1 + V / \Phi_D)^{0.5}$$

It is a function of the applied voltage and doping concentration



Two terminal MOS Structure




Depth of Depletion region:


$$X_d = \{ 2 \epsilon_{Si} \cdot |\Phi_s - \Phi_F| \}^{0.5}$$

The Charge Density:



$$Q = - \{ 2 q N_A \epsilon_{Si} \cdot |\Phi_s - \Phi_F| \}^{0.5}$$





The Physical Structure





Cross-section of pn junction in an IC process




3D Perspective





Nmos Transistor




NMOS Enhancement



NMOS with Bulk Contact




The Physical Structure (NMOS)



The process and sequence is designed by the fabrication house

You design the MASKS




Regimes of Operation

1. Accumulation

V_{GS} is negative

Majority carriers attracted to the surface




2. Depletion

V_{GS} increased by a small amount

Majority carriers depleted

Space charge (depletion) region formed





3. Inversion

V_{GS} increased further

Minority carriers attracted to surface

Inverted surface provides conduction


Inverted surface to N-type





The Threshold Voltage

- The voltage applied between the gate and the source which causes the beginning of the channel surface strong inversion.
- Threshold voltage V_t is a function of:
 - V_{fb} = flatband voltage; depends on difference in work function between gate and substrate and on fixed surface charge.
 - Φ_s = surface potential.
 - Gate oxide thickness.
 - Charge in the channel area.
 - Additional ion implantation.
- Typical values: 0.2V to 1.0V for NMOS and -0.2 to -1.0V for PMOS



Threshold Adjust

Threshold voltage is a function of source to substrate voltage V_{SB} .

- Body factor γ is the coefficient for the V_{SB} dependence factor.

$$V_T = V_{T0} \pm \gamma (\sqrt{|-\phi_s + V_{SB}|} - \sqrt{|\phi_s|}) \quad , \quad \Phi_s = 2\Phi_F$$



Φ_s is the surface potential $\sim -0.6V$ for NMOS

γ is the body factor ~ 0.6 to $1.2 V^{1/2}$

Fermi potential Φ_F is $-ve$ in nMOS, $+ve$ in pMOS

The body effect coefficient γ is $+ve$ in nMOS, $-ve$ in pMOS

The substrate bias voltage V_{SB} is $+ve$ in nMOS, $-ve$ in pMOS




Threshold Adjust

■ nMOS transistors implanted with n-type dopant results in a decrease in threshold voltage

■ An effective mean to adjust the threshold is to change the doping concentration through an ion implantation dose.


■ nMOS transistors implanted with p-type dopant results in an increase in the threshold voltage.



$$V_{TO}' = V_{TO} + (q \cdot D_I / C_{ox})$$

D_I = dose of dopant in the channel area (atoms/cm²)

C_{ox} = gate oxide capacitance per unit area






Threshold Adjust... Continued


Example of Numerical Values for
our process

$$C_{ox} = \frac{0.345}{200A^\circ} = 0.1725 * 10^{-2} pF / \mu m^2$$
$$q = +1.6 * 10^{-19} Col / atom$$
$$D_I = \frac{0.1725 * 10^{-2} F}{1.6 * 10^{-19} Col / atom} * \frac{10^{-12}}{10^{-8} cm^2}$$
$$= 1.078 * 10^{12} atom / cm^2$$





Threshold Adjust


- Depletion NMOS transistor
 - Heavy ion implantation of n dopant in the channel area results in negative threshold voltage
 - Transistor conducts with zero gate to source voltage.
 - It is called **Depletion mode** transistor
- Field threshold adjust
 - Required to minimize interaction between transistors.
 - Heavy implantation called p-guard/n-guard
 - $V_{TF} = 12$ to $22V$




NMOS Depletion



Current-Voltage Relations




MOS transistor and its bias conditions




Gate Voltage and the Channel



$$V_{GS} > V_T$$
$$V_{DS} < (V_{GS} - V_T)$$



$$V_{GS} > V_T$$
$$V_{DS} = (V_{GS} - V_T)$$



$$V_{GS} > V_T$$
$$V_{DS} > (V_{GS} - V_T)$$





Qualitative Operation of NMOS Transistor

1. Cut-Off Region

$$V_{GS} < V_T$$


- No Inversion or Weak Inversion
- I_{DS} = leakage current or sub-threshold current

2. Linear Region

$$V_{GS} > V_T \text{ and } V_{DS} < V_{GS} - V_T$$

- Channel surface is inverted
- Output current depends on V_{GS} and V_{DS}
- The relationship between I_{DS} and V_{DS} is almost linear

$$I_{DS} = K' \cdot \frac{W}{L} \cdot \left[(V_{GS} - V_T) \cdot V_{DS} - \frac{1}{2} \cdot V_{DS}^2 \right]$$



NMOS Operation-Linear

$$I_{DS} = K' \cdot \frac{W}{L} \cdot \left[(V_{GS} - V_T) \cdot V_{DS} - \frac{1}{2} \cdot V_{DS}^2 \right]$$

$$K' = \mu C_{ox} \quad \text{Process Transconductance } \mu\text{A/V}^2 \text{ for } 0.35\mu, \\ K' (K_p) = 196 \mu\text{A/V}^2$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \quad \text{Gate oxide capacitance per unit area}$$



$$\epsilon_{ox} = 3.9 \times \epsilon_0 = 3.45 \times 10^{-11} \text{ F/m}$$

$$t_{ox} \quad \text{Oxide thickness} \\ \text{for } 0.35 \mu \text{ and } t_{ox} = 100 \text{ \AA}$$

Quick calculation of C_{ox} :




$$C_{ox} = 0.345 / t_{ox} (\text{ \AA}) \text{ pf}/\mu\text{m}^2$$

$$\mu = \text{mobility of electrons} \\ 550 \text{ cm}^2/\text{V-sec for } 0.35 \mu \text{ process}$$




NMOS Operation-Linear



Effect of W/L



Effect of temperature




Impact of oxide thickness




Transistor in Saturation

- Electrons leaving channel are injected in depletion region and accelerated towards drain
- Voltage across channel tends to remain constant
- The current I_{DS} saturates with very weak dependence on V_{DS}




$$I_{DS} = K' \cdot \frac{W}{2L} \cdot (V_{GS} - V_T)^2 \cdot (1 + \lambda \cdot V_{DS})$$


λ = channel length modulation parameter
typical values $0.01V^{-1}$ to 0.1



I-V Relation




(a) I_{DS} as a function of V_{DS}





(b) $\sqrt{I_{DS}}$ as a function of V_{GS} (for $V_{DS} = 5V$)


NMOS Enhancement Transistor




The PMOS Transistor



PMOS Enhancement



PMOS with Bulk Contact



The CMOS

