



# Power Consumption in CMOS



# Power Dissipation in CMOS


**Two Components contribute to the power dissipation:**

» **Static Power Dissipation**



- Leakage current
- Sub-threshold current

» **Dynamic Power Dissipation**

- Short circuit power dissipation
- Charging and discharging power dissipation



# Static Power Consumption



# Static Power Dissipation



## Leakage Current:

- P-N junction reverse biased current:  
 $i_L = A \cdot i_s (e^{qV/kT} - 1)$
- Typical value 1pA to 5A /  $\mu\text{m}^2$ @room temp.
- Total Power dissipation:



$$P_{sL} = \sum i_L \cdot V_{DD}$$

## Sub-threshold Current



- Relatively high in low threshold devices



# Subthreshold Current




# Subthreshold Current



# Analysis of CMOS circuit power dissipation


- The power dissipation in a CMOS logic gate can be expressed as
- $$P = P_{\text{static}} + P_{\text{dynamic}}$$
$$= (VDD \cdot I_{\text{leakage}}) + (VDD \cdot I_{\text{subthreshold}}) + (VDD \cdot I_{\text{short circuit}}) + (\alpha \cdot f \cdot E_{\text{dynamic}})$$
- Where  $\alpha$  is the switching probability or activity factor at the output node (i.e. the average number of output switching events per clock cycle).
- The dynamic energy consumed per output switching event is defined as

$$E_{\text{dynamic}} = \int_{1\_switching\_event} i_{DD} V_{DD} dt$$




# Charging and discharging currents

## Discharging Inverter




Discharging Inverter (Rising Input)

## Charging Inverter







Charging Inverter (Falling Input)








# Currents due to Charging and Discharging



# Power Dissipation: Dynamic



# Power Dissipation: Dynamic



## During charging

$$P_{dp} = \frac{1}{t_p} \int_0^{t_1} i_p(t)(VDD - V_o) dt$$

$$i_p(t) = C_L \frac{dV_o}{dt}$$

$$P_{dp} = \frac{C_L}{t_p} \int_0^{VDD} (VDD - V_o) dV_c$$

$$P_{dp} = \frac{C_L}{2t_p} (VDD)^2$$



# Power Dissipation: Dynamic



During Discharging

$$P_{dn} = \frac{1}{t_p} \int_{t_1}^{t_p} i_n(t) V_o dt$$

$$i_n(t) = -C_L \frac{dV_o}{dt}$$

$$P_{dn} = \frac{C_L}{t_p} \int_{V_{DD}}^0 -V_o dV_o$$

$$= \frac{C_L V_{DD}^2}{t_p \cdot 2}$$




# Power Dissipation: Dynamic

Total Power dissipation

$$\begin{aligned} P_{dp} + P_{dn} &= (C_L / t_p) (V_{DD})^2 \\ &= C_L \cdot f \cdot (V_{DD})^2 \end{aligned}$$


Taking node activity factor  $\alpha$  into consideration:

The power dissipation =  $\alpha C_L \cdot f \cdot (V_{DD})^2$





# *The MOSFET parasitic capacitances*


- • distributed,
- • voltage-dependent, and
- • nonlinear.
- So their exact modeling is quite complex and accurate power modeling and calculation is very difficult, inaccurate and time consuming.



# Schematic of the Inverter







Transient Response





# CMOS Inverter VTC /short Circuit Current



# *Analysis of short-circuit current*

The short-circuit energy dissipation  $E_{SC}$  is due to the rail-to-rail current when both the PMOS and NMOS devices are simultaneously on.


$$E_{SC} = E_{SC_c} + E_{SC_n}$$

Where

$$E_{SC_c} = V_{DD} \int_{v_0=0 \rightarrow V_{DD}} i_n dt$$



and

$$E_{SC_d} = V_{DD} \int_{v_0=V_{DD} \rightarrow 0} i_p dt$$



# Power Dissipation: short circuit current

Short Circuit:




For  $t_r = t_f = t_{rf}$

$$V_{TN} = |V_{TP}|$$

The short circuit power dissipation:

$$P_{sc} = \frac{K_n}{12} (V_{DD} - 2V_T)^3 \frac{t_{rf}}{t_p}$$








# Current flows with load

A: Input

B: VTC

C: Current flow

D: Current flow  
when load is  
increased




# Factors that affect the short-circuit current

For a long-channel device, assuming that the inverter is symmetrical ( $\beta_n = \beta_p = \beta$  and  $V_{Tn} = -V_{Tp} = V_T$ ) and with zero load capacitance, and input signal has equal rise and fall times ( $\tau_r = \tau_f = \tau$ ), the average short-circuit current [Veendrick, 1994] is

$$I_{mean} = \frac{1}{12} \frac{\beta}{V_{DD}} (V_{DD} - 2V_T)^3 \frac{\tau}{T}$$

From the above equation, some fundamental factors that affect short-circuit current are:

$$\beta \left( = \frac{\mu \epsilon W}{t_{ox} L} \right), V_{DD}, V_T, \tau_{r,f} \text{ and } T.$$



# *Parameters affecting short cct current*


**For a short-channel device,  $\beta$  and  $V_T$  are no longer constants, but affected by a large number of parameters (i.e. circuit conditions, hspice parameters and process parameters).**

**$C_L$  also affects short-circuit current.**

**$I_{\text{mean}}$  is a function of the following parameters ( $t_{\text{ox}}$  is process-dependent):**



**$C_L, \tau, T$  (or  $\tau/T$ ),  $V_{DD}, W_{n,p}, L_{n,p}$  (or  $W_{n,p}/L_{n,p}$ ),  $t_{\text{ox}}, \dots$**

**The above argument is validated by the means of simulation in the case of discharging inverter,**



# The effect of $C_L$ on Short CCt Current



The effect of CL on short-circuit current



# Effect of $t_r$ on short cct Current

The effect of  $T_r$  on short-circuit current

Transient Response







# Effect of $W_p$ on Short cct Current


The effect of  $W_p$  on short-circuit current

Transient Response



# Effect of time step setting on simulation results


Tr (ps)	Timestep (ps)	MaxStep (ps)	$i_{\text{Max}}$ (uA)	$i_{\text{average\_inT/2}}$ (uA)
0	2	10	802.6	1.258
	4	10	413.8	1.264
	5	10	336.4	1.24
	6	10	284.9	1.234
	8	10	221	1.245
	10	20	183	1.231
100	2	10	73.09	1.202
	4	10	64.4	1.213
	5	10	58.69	1.21
	6	10	65.64	1.208
	8	10	76.13	1.207
	10	20	63.1	1.217
200	2	10	50.96	1.311
	5	10	49.78	1.295
	5	20	50.46	1.313
	8	10	50.72	1.311
	8	20	52.08	1.311
	10	20	51.25	1.311





# Reducing Power Consumption

It can be done in several ways:



- Circuit Design
- Architecture design
- Activity reduction
- Changing  $V_t$
- Etc.





# Datapath to be optimised for power consumption





# Pipelining the circuit








# Parallelism



# Parallelism and pipelining




# Activity reduction .







# Power Distribution



TYPICAL MICROPROCESSOR  
POWER CONSUMPTION  
DISTRIBUTION





SPECIAL CIRCUITS  
POWER CONSUMPTION  
DISTRIBUTION






Thank you !

# Interconnect

Interconnects in chips are routed in several layers horizontally and vertically and used according to their application





# Interconnect/Via



# Large Vias

An example of replacing one large contact cut with several smaller cuts to avoid current crowding



# Electromigration


Electromigration is the forced movement of metal ions due to an electric field

$$F_{\text{total}} = F_{\text{direct}} + F_{\text{wind}}$$


Direct action of electric field on metal ions

Force on metal ions resulting from momentum transfer from the conduction electrons

<<



Note: For simplicity, the term “electron wind force” often refers to the net effect of these two electrical forces







# Electromigration

=> Metal atoms (ions) travel toward the positive end of the conductor while vacancies move toward the negative end


## Effects of electromigration in metal interconnects:

- Depletion of atoms (Voids):
  - Slow reduction of connectivity
  - Interconnect failure
  - Short cuts (Deposition of atoms)









HT-3 20 kV


WD- 11 mm

Mag- 2.91 K X

10µm 

Photo No. 218

Detector: SEI



EHT- 5.30 kV  
10µm

WD- 8 µm

Photo No. -1095

Mag- 1.00 K X

Detector- SEI

CoThin  
P741

**Metal-2**



**Void**



**Via**



**Metal-1**



x30000  
#0012

1  $\mu$ m  
COND01400UC



15KV  
BP

5mm

# Incubation period



# Mean Time To Failure



# Mean Time To Failure

**DC interconnect, the MTTF is defined as:**

$$MTTF_{DC} = AJ_m^{-2} \exp \frac{-E}{kT}$$

A is the area,  $J_m$  is the current density, E is 0.5eV,  
K is the Boltzsmann constant, and T is the absolute temperature.


**For Ac interconnect the MTTF is defined as**

$$MTTF_{DC} = \frac{A \exp \frac{-E}{kT}}{\bar{J}_m |\bar{J}_m| + k \frac{AC}{DC} |\bar{J}_m|^2}$$


$\bar{J}_m$  is the average current density,

$|\bar{J}_m|$  is the average absolute current density and


$\frac{AC}{DC}$  is a constant.



# Layout of a controller




<http://electronics.stackexchange.com/questions/128120/reason-of-multiple-gnd-and-vcc-on-an-ic>



# Reasons for having multiple supply lines.

- Current has to be distributed, it is impractical that any pad can take the total current. The resistance drop is prohibiting
- Power coming in from any one pin will probably have to snake it's away around a lot of stuff to get to every part of the device. Multiple power lines gives the device multiple avenues to pull power from, which keeps the voltage from dipping as much during high current events.
- Need for a clean supply voltage at certain areas.
- Analog devices require special attention and probably different voltage supply.
- Heat distrubution, and removal






# Xilinx Virtex I/O distribution

The figure represents all of the power and ground pins on a Virtex 4 FPGA in a BGA package with 1513 pins. The FPGA can draw up to 30 or 40 amps at 1.2 volts


Every I/O pin is adjacent to at least one power or ground pin, minimizing the inductance and therefore the generated crosstalk.



Virtex-4 FF1513 Package



<http://electronics.stackexchange.com/questions/128120/reason-of-multiple-gnd-and-vcc-on-an-ic>



# Example



Assume a chip of 0.5cm by 0.5cm fed by one Vdd pad.  
The chip consumes 1A at 3.3Volts.

Determine the voltages on points marked X, Y and Z.

Are these values Acceptable?

What can you do about it?

(assume  $J_m = 1\text{mA}/\mu\text{m}^2$   
and a  $1\mu\text{m}$  thick aluminum)



Thank you !