Power Consumption in CMOS





Power Dissipation in CMOS

- Two Components contribute to the power dissipation:
- » Static Power Dissipation
 - Leakage current
 - Sub-threshold current
- » Dynamic Power Dissipation
 - Short circuit power dissipation
 - Charging and discharging power dissipation



Static Power Consumption





Static Power Dissipation

Leakage Current:

- P-N junction reverse biased current: i_L= A. i_s(e^{qV/kT}-1)
- Typical value 1pA to 5A /μm²@room temp.
- Total Power dissipation:

 $P_{sL}\text{=}\Sigma i_{L}.V_{DD}$

Sub-threshold Current

• Relatively high in low threshold devices

CONCORDIA VLSI DESIGN LAB





Subthreshold Current





Subthreshold Current





Analysis of CMOS circuit power dissipation

The power dissipation in a CMOS logic gate can be
expressed as

- Where α is the switching probability or activity factor at the output node (i.e. the average number of output switching events per clock cycle).
- The dynamic energy consumed per output switching event is defined as



Charging and discharging currents

Discharging Inverter

Charging Inverter



Discharging Inverter (Rising Input)



Charging Inverter (Falling Input)



Currents due to Charging and Discharging











During charging

$$P_{dp} = \frac{1}{tp} \int_{0}^{t1} ip(t) (VDD - Vo) dt$$
$$ip(t) = C_{L} \frac{dVo}{dt}$$

$$Pdp = \frac{C_{L}}{tp} \int_{0}^{VDD} (VDD - Vo) dVc$$

$$Pdp = \frac{C_L}{2tp} (VDD)^2$$

CONCORDIA VLSI DESIGN LAB



During Discharging

$$Pdn = \frac{1}{tp} \int_{t1}^{tp} in(t) Vodt$$
$$in(t) = -C_{L} \frac{dVo}{dt}$$
$$Pdn = \frac{C_{L}}{t} \int_{0}^{0} -V$$

$$Pdn = \frac{L}{tp} \int_{VDD}^{t} -VodVo$$
$$= \frac{C_L}{tp} \frac{VDD^2}{2}$$



Total Power dissipation

Pdp+ Pdn = $(C_{\rm L}/tp) (V_{\rm DD})^2$ = $C_{\rm L.} f. (V_{\rm DD})^2$

Taking node activity factor α into consideration:

The power dissipation= $\alpha C_{L.} f. (V_{DD})^2$



The MOSFET parasitic capacitances

- distributed,
- voltage-dependent, and
- nonlinear.
- So their exact modeling is quite complex and accurate power modeling and calculation is very difficult, inaccurate and time consuming.



Schematic of the Inverter





Waveforms of input/output voltages and currents for several nodes

Transient Response



16

CMOS Inverter VTC /short Circuit Current





Analysis of short-circuit current

The short-circuit energy dissipation E_{SC} is due to the rail-to-rail current when both the PMOS and NMOS devices are simultaneously on.

$$\mathbf{E}_{\mathbf{SC}} = \mathbf{E}_{\mathbf{SC}_\mathbf{C}} + \mathbf{E}_{\mathbf{SC}_\mathbf{n}}$$

Where

and

$$E_{SC_c} = V_{DD} \int_{v_0=0 \to V_{DD}} i_n dt$$
$$E_{SC_d} = V_{DD} \int_{v_0=V_{DD} \to 0} i_p dt$$



Power Dissipation: short circuit current

Short Circuit:

Vin $\frac{t_r}{VDD-|VTP|}$ tp Isc

For tr=tf = trf VTN=|VTP| The short circuit power dissipation:

$$P_{sc} = \frac{Kn}{12} (V_{DD} - 2VT)^3 \frac{t_{rf}}{tp}$$

CONCORDIA VLSI DESIGN LAB



Current flows with load

V_{in}

A: Input V_{in} V VTC **B: Current flow C: Current flow D:** when load is increased (B) Time (A) I_d Current HEAVIER LOADS

(C)



 V_{in}

V_{in}

(D)

Factors that affect the short-circuit current

For a long-channel device, assuming that the inverter is symmetrical ($\beta_n = \beta_p = \beta$ and $V_{Tn} = -V_{Tp} = V_T$) and with zero load capacitance, and input signal has equal rise and fall times ($\tau_r = \tau_f = \tau$), the average short-circuit current [Veendrick, 1994] is

$$I_{mean} = \frac{1}{12} \frac{\beta}{V_{DD}} (V_{DD} - 2V_T)^3 \frac{\tau}{T}$$

From the above equation, some fundamental factors that affect short-circuit current are:

$$\beta = \frac{\mu \varepsilon}{t_{ox}} \frac{W}{L}$$
, V_{DD} , V_T , $\tau_{r,f}$ and T.



Parameters affecting short cct current

For a short-channel device, β and VT are no longer constants, but affected by a large number of parameters (i.e. circuit conditions, hspice parameters and process parameters).

C_L also affects short-circuit current.

 I_{mean} is a function of the following parameters (t_{ox} is process-dependent):

C_L, τ , T (or τ/T), V_{DD}, W_{n,p}, L_{n,p} (or W_{n,p}/L_{n,p}), t_{ox}, ...

The above argument is validated by the means of simulation in the case of discharging inverter,

CONCORDIA VLSI DESIGN LAB



The effect of C_L *on Short CCt Current*



CONCORDIA VLSI DESIGN LAB

Effect of t_r on short cct Current

The effect of Tr on short-circuit current





Effect of Wp on Short cct Current

The effect of Wp on short-circuit current

Transient Response





Effect of time step setting on simulation results

Tr (ps)	Timestep (ps)	MaxStep (ps)	i _{Max} (uA)	i _{average_inT/2} (uA)
0	2	10	802.6	1.258
	4	10	413.8	1.264
	5	10	336.4	1.24
	б	10	284.9	1.234
	8	10	221	1.245
	10	20	183	1.231
100	2	10	73.09	1.202
	4	10	64.4	1.213
	5	10	58.69	1.21
	б	10	65.64	1.208
	8	10	76.13	1.207
	10	20	63.1	1.217
200	2	10	50.96	1.311
	5	10	49.78	1.295
	5	20	50.46	1.313
	8	10	50.72	1.311
	8	20	52.08	1.311
	10	20	51.25	1.311





Reducing Power Consumption

It can be done in several ways:

- Circuit Design
- Architecture design
- Activity reduction
- Changing Vt
- Etc.



Datapath to be optimised for power consumption





Pipelining the circuit





Parallelism





Parallelism and pipelining



Activity reduction .





Power Distribution



TYPICAL MICROPROCESSOR POWER CONSUMPTION DISTRIBUTION SPECIAL CIRCUITS POWER CONSUMPTION DISTRIBUTION





Thank you !

Interconnect

Interconnects in chips are routed in several layers horizontally and vertically and used according to their application





Interconnect/Via









An example of replacing one large contact cut with several smaller cuts to avoid current crowding





Electromigration

Electromigration is the forced movement of metal ions due to an electric field



VLSI DESIGN LAB

Electromigration

=> Metal atoms (ions) travel toward the positive end of the conductor while vacancies move toward the negative end

Effects of electromigration in metal interconnects:

- Depletion of atoms (Voids):
 - Slow reduction of connectivity
 - Interconnect failure
 - Short cuts (Deposition)
 - of atoms)















Incubation period





Mean Time To Failure





Mean Time To Failure

DC interconnect, the MTTF is defined as:

$$MTTF_{DC} = AJ_m^{-2} \exp \frac{-E}{kT}$$

A is the area, J_m is the current density, E is 0.5eV, K is the Boltzsman constant, and T is the absolute temperature.

For Ac interconnect the MTTF is defined as

$$MTTF_{DC} = \frac{A \exp \frac{-E}{kT}}{\overline{J}_m |\overline{J}_m| + k \frac{AC}{DC} |\overline{J}_m|^2}$$

 $\overline{J}_m \ |\overline{J}_m|$

is the average current density,

is the average absolute current density and

 $\frac{AC}{DC}$

is a constant.

CONCORDIA VLSI DESIGN LAB



Layout of a controller



http://electronics.stackexchange.com/questions/128120/reason-of-multiple-gnd-and-vcc-on-an-ic

CONCORDIA VLSI DESIGN LAB



Reasons for having multiple supply lines.

- Current has to be distributed, it is impractical that any pad can take the total current. The resistance drop is prohibiting
- Power coming in from any one pin will probably have to snake it's away around a lot of stuff to get to every part of the device. Multiple power lines gives the device multiple avenues to pull power from, which keeps the voltage from dipping as much during high current events.
- Need for a clean supply voltage at certain areas.
- Analog devices require special attention and probably different voltage supply.
- Heat distrubution, and removal



Xilinx Virtex I/O distribution

The figure represents all of the power and ground pins on a Virtex 4 FPGA in a BGA package with 1513 pins. The FPGA can draw up to 30 or 40 amps at 1.2 volts

Every I/O pin is adjacent to at least one power or ground pin, minimizing the inductance and therefore the generated crosstalk.



http://electronics.stackexchange.com/questions/128120/reason-of-multiple-gnd-and-vccon-an-ic

CONCORDIA VLSI DESIGN LAB



Example

Assume a chip of 0.5cm by 0.5cm fed by one Vdd pad. The chip consumes 1A at 3.3Volts.

Determine the voltages on points marked X, Y and Z.

Are these values Acceptable? What can you do about it? (assume Jm = 1mA/um2 and a 1µm thick aluminum)





Thank you !