

2 Logic design for 4-bit comparator

2.1 logic design procedure

Magnitude comparator is a combinational circuit that compares two numbers and determines their relative magnitude. A comparator is shown as Figure 2.1. The output of comparator is usually 3 binary variables indicating:

A>B

A=B

A<B




Figure 2.1 1-bit comparator

For a 2-bit comparator (Figure 2.2), we have four inputs A1A0 and B1B0 and three outputs:

E (is 1 if two numbers are equal)

G (is 1 when A > B) and

L (is 1 when A < B)




Figure 2.2 2-bit comparator

If we use truth table and K-MAP, the result is

$$E = A'1A'0B'1B'0 + A'1A0B'1B0 + A1A0B1B0 + A1A'0B1B'0$$

$$\text{or } E = ((A0 \oplus B0) + (A1 \oplus B1))'$$

$$G = A1B'1 + A0B'1B'0 + A1A0B'0$$

$$L = A'1B1 + A'1A'0B0 + A'0B1B0$$

Here we use simpler method to find E (called X) and G (called Y) and L (called Z)

(1) A=B if all Ai= Bi

Table 2.1

A _i	B _i	X _i
0	0	1
0	1	0
1	0	0
1	1	0

It means $X_0 = A_0B_0 + A'_0B'_0$ and

$$X_1 = A_1B_1 + A'_1B'_1$$

If $X_0=1$ and $X_1=1$ then $A_0=B_0$ and $A_1=B_1$

Thus, if $A=B$ then $X_0X_1 = 1$ it means

$$X = (A_0B_0 + A'_0B'_0)(A_1B_1 + A'_1B'_1)$$

since $(x \oplus y)' = (xy + x'y')$

$$X = (A_0 \oplus B_0)' (A_1 \oplus B_1)' = ((A_0 \oplus B_0) + (A_1 \oplus B_1))'$$

It means for X we can NOR the result of two exclusive-OR gates.

(2) $A > B$ means

Table 2.2

A ₁	B ₁	Y ₁
0	0	0
0	1	0
1	0	1
1	1	0

If $A_1=B_1$ ($X_1=1$) then A_0 should be 1 and B_0 should be 0

Table 2.3

A ₀	B ₀	Y ₀
0	0	1
0	1	0
1	0	0
1	1	0

For $A > B$: $A_1 > B_1$ or

$$A_1 = B_1 \text{ and } A_0 > B_0$$

It means $Y = A_1B'_1 + X_1A_0B'_0$ should be 1 for $A > B$.

(3) For $B > A$: $B_1 > A_1$ or


$$A_1 = B_1 \text{ and } B_0 > A_0$$

$$Z = A'_1B_1 + X_1A'_0B_0$$

2.2 4-Bit Comparator

The procedure for binary numbers with more than 2 bits can also be found in the similar way. Figure 2.3 shows the 4-bit magnitude comparator.

Input A=A₃A₂A₁A₀;
 B=B₃B₂B₁B₀



4-Bit Magnitude Comparator

Figure 2. 3 4- bit Magnitude Comparator

(1)A= B : A₃=B₃, A₂=B₂, A₁=B₁, A₀=B₀

$x_i = A_i B_i + A_i' B_i'$

XOR-Invert = $(A_i B_i' + A_i' B_i)'$

$= (A_i' + B_i)(A_i + B_i')$

$= A_i' A_i + A_i' B_i' + A_i B_i + B_i B_i'$

$= A_i B_i + A_i' B_i'$

Output: x₃x₂x₁x₀

(2) $A > B$

Output: $A_3B_3' + x_3A_2B_2' + x_3x_2A_1B_1' + x_3x_2x_1A_0B_0'$


(3) $A < B$

Output: $A_3B_3 + x_3A_2B_2 + x_3x_2A_1B_1 + x_3x_2x_1A_0B_0$

Table 2.4 Truth table of 4-Bit Comparator

COMPARING INPUTS				OUTPUT		
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B
$A_3 > B_3$	X	X	X	H	L	L
$A_3 < B_3$	X	X	X	L	H	L
$A_3 = B_3$	$A_2 > B_2$	X	X	H	L	L
$A_3 = B_3$	$A_2 < B_2$	X	X	L	H	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 > B_1$	X	H	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 < B_1$	X	L	H	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 > B_0$	H	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 < B_0$	L	H	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	H	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	H	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	L	H

H = High Voltage Level, L = Low Voltage, Level, X = Don't Care



Logic diagram for a 4-bit comparator

Seeing from the above diagram, we can use 11 gates to implement the 4-Bit comparator beside the inverters. The kind of gates includes XOR, AND, NOR. 4 gates of XOR are the same. 5 gates of AND have different number of inputs, but the principle of layout is the same. So does the NOR gate.

