## Chapter 5

## OUTPUT STAGES IN A VOLTAGE AMPLIFIER SYSTEM

## 5. Output Stage, desirable characteristics

The output stage is supposed to deliver the final output to an appropriate receiving device, i.e., a lamp, human ear, loud speaker, etc. Within the limits of given DC power supplies, the output stage should provide maximum amount of signal power to the load without large dissipation of electrical signal energy as heat. In a voltage amplifier system, the output resistance should be very low. Further, the output signal waveform should be very close replica of the input signal which means that the output should have very small distortion characteristic. Usually when devices deliver high power, the operation creeps into the domain of nonlinear characteristics and hence harmonics of the signal are generated at the output. A measure of these harmonics is expressed by Total Harmonic Distortion (THD). A high fidelity audio amplifier will perhaps have a THD of the order of a fraction of a percent i.e., $0.1 \%$.

The most challenging task in the design of the output storage is that it delivers the required amount of power to the load in an efficient manner i.e., with as little as possible of power dissipation in the transistors at the output stage. The efficiency depends upon the way the output stage conducts upon application of the signal power. This is achieved by special DC biasing of the transistor. Thus we come across class A, class B and class AB stages. The following are discussed in this chapter.

- Different DC biasing of output stages and associated characteristics
- Special circuits for class AB biasing
- Short circuit protection technique
- Thermal considerations
- Power transistors


## 5.1: Operation by Different Biasing

### 5.1.1: Class A operation

In class A operation, the output stage is biased at a DC current level $\mathrm{I}_{\mathrm{C}}$ which is greater than the peak signal component of the current $I_{m}$. Thus, if the signal is sinusoidal, the instantaneous current through the device never falls below zero over the entire cycle of the input signal. That means the conduction angle of the output stage is $360^{\circ}$, i.e. full cycle. Figures 5.1(a)-(c) demonstrate the concept. The device Q 1 is biased with $I 1=2 \mathrm{~mA}$. The capacitor $C 1$ is for isolating the DC signal and is assumed as a short circuit for $a c$ signals. When an input signal $v_{I}$ of value $V_{m}$ is applied, the current $i_{E}$ through the emitter resistance $R 1$ follows the input sinusoidal variation as $v_{I} / R 1$. As long as $\left|V_{m} / R 1\right|$ is less than $I 1$, the waveform of $i_{E}$ resembles that of $v_{I}$ (Figs. 5.1(b)-(c)). When $\left|V_{m} / R 1\right|$ exceeds the DC bias current $I 1$, $i_{E}$ becomes zero during the negative going excursion of $v_{I}$. Thus, the condition of class A operation is violated (Fig.5.1(d)). The current through $R 1$ and hence the output signal voltage suffers distortion.

(a)


Figure 5.1: DC bias current vs. signal handling capability of Class A output stage (a) the schematic with NPN-BJT device biased for $\mathrm{I}_{\mathrm{E}}=2 \mathrm{~mA}$, (b) $\mathrm{VSIN}=1 \mathrm{~V}$ peak, $\mathrm{i}_{\mathrm{E}}=1 \mathrm{~mA}$ (peak) sinusoidal around 2 mA DC bias, (c) $\mathrm{VSIN}=2 \mathrm{~V}$ peak, $\mathrm{i}_{\mathrm{E}}=2 \mathrm{~mA}$ (peak) sinusoidal around 2 mA DC bias, (d) VSIN=3V peak, $\mathrm{i}_{\mathrm{E}}=3 \mathrm{~mA}$ positive peak but cutting off toward the negative peak, being limited by the 2 mADC bias.

Considering from output side, if the amplifier is required to deliver a given level of voltage (say, $v_{o m}$ ) across the output load (say, $R_{L}$ ), the DC bias level should be sufficient (i.e., $>\left|v_{o m} / R_{L}\right|$ ) so that the transistor never cuts off (i.e., $i_{E}$ becoming=0) for class A operation. Figure 5.2(a)-(c) illustrate the situation. The schematic in Fig.5.2(a) shows a CC-BJT amplifier output stage biased by a current source and having a load of 8 ohms. It is intended for an output signal power
of 100 mW . This corresponds to a peak ac current of $I_{m}=160 \mathrm{~mA}$. The capacitor $C 3$ is for isolating the DC signal and is assumed as a short circuit for ac signals. The DC bias current is set for 162 mA (i.e., $>I_{m}=160 \mathrm{~mA}$ ). Figure 5.2(b) shows the case for a load current drive of 150 $\mathrm{mA}\left(v_{\text {in }}=1.2 \mathrm{~V}\right.$ peak Sine-wave), while Fig.5.2(c) depicts the case for a load current drive exceeding the DC bias current of 162 mA . This happens for an input signal drive of 2.5 V peak Sine-wave requiring the load current to be (noting that the CC stage has a voltage gain close to unity) 312.5 mA . This current exceeds the DC bias current arranged in Fig.5.2(a). The BE junction of the BJT device cuts off for the duration when the signal current remains below - 162 mA (see Fig.5.2(d)). Hence, the output signal (current/voltage) encounters distortion over this duration of time.

(a)


Figure 5.2: A CC-BJT output stage rated for 100 mW of output power ( $v_{L}=1.28 \mathrm{~V}$ peak); (a) the schematic, (b) output current for $v_{L}=v_{i n}=1.2 \mathrm{~V}$ peak, (c) output current for $v_{L}=v_{i n}=2.5 \mathrm{~V}$ peak, (d) current through the BJT device for $v_{L}=v_{\text {in }}=2.5 \mathrm{~V}$ peak

### 5.1.1.1: Bias current circuit design

Consider a CC-BJT amplifier in an IC environment where the device $\mathrm{Q}_{1}$ (an NPN BJT device) is biased by the current-mirror circuit comprised of $\mathrm{Q}_{2}$ and $\mathrm{Q}_{3}$ (see Figure 5.3). The instantaneous load current is $\mathrm{i}_{\mathrm{L}}$, and the de bias current is I. Then

$$
i_{E 1}=I+i_{L}
$$



Figure 5.3: Class A output stage biased by a diode connected transistor $\mathrm{Q}_{3}$. $\mathrm{Q}_{2}$ serves as a bias source for $\mathrm{Q}_{1}$.

For class A operation, $i_{E I}$ is always $>0$ ie $I>i_{L}$. In the linear operation region, maximum positive output is $\left.v_{o}{ }^{+}\right|_{\max }=\mathrm{V}_{\mathrm{CC}}-\left.v_{C E, s a t}\right|_{\mathrm{Q} 1}$. Similarly, maximum negative output is $\left.v_{o}{ }^{-}\right|_{\max }=-\mathrm{V}_{\mathrm{cc}}{ }^{+}$ $\left.v_{C E, \text { sat }}\right|_{\mathrm{Q} 2}$

Corresponding to the worst case negative swing at the output, the load current will be $i_{L}=\frac{-V_{C C}+\left.v_{C E, s a t}\right|_{Q_{2}}}{R_{L}}$, where $R_{L}$ is the load resistance. Since, for class A operation $I>i_{L}$, then $I>i_{L}=\frac{-V_{C C}+\left.v_{C E, s a t}\right|_{Q_{2}}}{R_{L}}$, gives a guideline for designing the proper DC bias current for class A operation. On the positive swing side: $I \leq \frac{V_{C C}-\left.v_{C E, s a t}\right|_{Q 1}}{R_{L}}$. In a practical case one need to choose higher of the two possible values of $I$. The biasing resistance in the reference current source transistor $\left(Q_{3}\right)$ can now be chosen as (ignoring the effect of finite beta of the BJT) $R \leq \frac{0-\left(-V_{C C}+0.7\right)}{I}$

Example 5.1.1.1: In Fig.5.3 consider $V_{C C}=15 \mathrm{~V}, V_{C E(s a t)}=0.2 \mathrm{~V}, V_{B E}=0.7 \mathrm{~V}$, and that $h_{F E}$ is very high. Find $R$ to allow for the largest possible output signal swing across the load $R_{L}=1 \mathrm{k} \Omega$.

Determine the minimum and maximum currents through the device $Q_{1}$.

## Solution/hints:

Maximum signal swing $=15-0.2=14.8 \mathrm{~V}$ peak (both positive and negative)
Peak load current $i_{L}=14.8 \mathrm{~V} / 1 \mathrm{k} \Omega=14.8 \mathrm{~mA}$ (both positive and negative)
For class A operation, $i_{E I}=i_{L}+I$ will always be $>0$, so $I=14.8 \mathrm{~mA}$.
With $h_{F E}$ very high, $I_{R E F}=I_{C}$ in $Q_{3}$ will be $=I=14.8 \mathrm{~mA}$.
With $V_{B E}=0.7 \mathrm{~V}, R=[(-15)+0.7] / 14.8 \mathrm{~mA}=0.97 \mathrm{k} \Omega$.
Minimum (instantaneous) current through $Q_{I}=0$
Maximum (instantaneous) current through $Q_{1}=14.8$ times $2=29.6 \mathrm{~mA}$ (assuming a sinusoidal input signal).

### 5.1.1.2: Power conversion efficiency

In the class A amplifier the DC power consumption is $=I\left(V_{C C}\right.$ in $Q_{1}-\left(-V_{C C}\right.$ in $\left.\left.Q_{2}\right)\right)=2 I V_{C C} \rightarrow$ both carrying average current $I$ and bus to bus voltage being $2 V_{C C}$. Let $P_{s}=2 I V_{C C}$ be the power drawn from the supply bus.

Average $a c$ (sinusoidal) signal power delivered to the load is : $P_{L}=\frac{\hat{v}_{o}^{2}}{2 R_{L}}$, where $\hat{v}_{o}$ is the peak output $a c$ voltage.

Efficiency of power conversion $\eta=\frac{P_{L}}{P_{s}}=\frac{1}{4} \frac{\hat{v}_{o}^{2}}{V_{C C} I R_{L}}$.
The highest value of the efficiency will be $1 / 4$, i.e., $25 \%$ when $\hat{v}_{o}=V_{C C}=I R_{L}$. In general, since $\hat{v}_{o}<V_{C C}$, and $\hat{v}_{o}<I R_{L}$ the power conversion efficiency will be $<1 / 4$, i.e., $25 \%$. The best case efficiency that can be obtained in a Class A operation is thus $25 \%$.

### 5.1.2 : Class B operation

In class B operation, the DC bias current through the device (Fig.5.4(a)) is kept at zero. So the device conducts current for only $1 / 2$ of the input signal cycle (Fig.5.4(b)). The conduction angle is thus, 180. The output signal is highly non-linear. To overcome this drawback a complementary pair of PNP and NPN transistors is used in practice.


Figure 5.4: Class B amplifier stage (a) schematic (in PSpice), (b) output waveform at the emitter of the BJT.

### 5.1.2.1: Practical Class B output stage

A practical class B amplifier using BJT devices appears as in Fig.5.5(a). The linearity characteristic of the amplifier is shown in Fig.5.5(b) and the output waveform with a sinusoidal
input signal appears as in Fig.5.5(c). The linearity characteristic (Fig.5.5(b)) shows saturation at the limits of the DC supply voltages ( $\pm 10 \mathrm{~V}$ in this case) and a no-conduction zone (shown by an elliptic curve in Fig.5.5(b)) when in the input is within $\pm V_{\gamma}$, where $V_{\gamma}$ is the cut-in voltage of the emitter-base junction of the transistors.

(a)

(b)

(c)

Figure 5.5: (a) Schematic of a class B output stage using BJT devices, (b) large signal outputinput characteristic, (c) output with sinusoidal input.

Figure 5.5(c) shows the output for an input sinusoidal signal. The region of no (or poor) conduction corresponds to zero (or very small) output (shown by elliptic enclosure). This produces distortion components at the output. The distortion is referred to as crossover distortion since the distortion occurs when the current conduction changes over from one transistor (say, the NPN) to the other (i.e., the PNP) and vice versa. SPICE analysis of the

| FOURIER COMPONENTS OF TRANSIENT RESPONSE V(R_R4) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DC COMPONENT $=-3.004535 \mathrm{E}-02$ |  |  |  |  |  |
| HARMONIC | FREQUENCY F | FOURIER | NORMALIZED | PHASE | NORMALIZED |
| NO | (HZ) | COMPONENT | T COMPONENT | T (DEG) | PHASE (DEG) |
| 1 | $1.000 \mathrm{E}+03$ | $1.070 \mathrm{E}+00$ | $1.000 \mathrm{E}+00$ | $1.796 \mathrm{E}+02$ | $0.000 \mathrm{E}+00$ |
| 2 | $2.000 \mathrm{E}+03$ | $1.806 \mathrm{E}-02 \quad 1$ | $1.687 \mathrm{E}-02 \quad 9$ | $9.215 \mathrm{E}+01$ | $-2.670 \mathrm{E}+02$ |
| 3 | $3.000 \mathrm{E}+03$ | $2.128 \mathrm{E}-01$ | $1.988 \mathrm{E}-01 \quad 2$ | $2.249 \mathrm{E}+00$ | $-5.364 \mathrm{E}+02$ |
| 4 | $4.000 \mathrm{E}+03$ | 1.557E-02 | $1.454 \mathrm{E}-02 \quad 8$ | $8.659 \mathrm{E}+01$ | $-6.317 \mathrm{E}+02$ |
| 5 | $5.000 \mathrm{E}+03$ | $7.293 \mathrm{E}-02 \quad 6$ | $6.813 \mathrm{E}-02 \quad 1.8$ | $1.817 \mathrm{E}+00$ | $-8.960 \mathrm{E}+02$ |
| 6 | $6.000 \mathrm{E}+03$ | $1.375 \mathrm{E}-02 \quad 1$ | $1.285 \mathrm{E}-02$ 8 | $8.499 \mathrm{E}+01$ | $-9.924 \mathrm{E}+02$ |
| 7 | $7.000 \mathrm{E}+03$ | $2.218 \mathrm{E}-02 \quad 2$ | $2.072 \mathrm{E}-02$ | $6.019 \mathrm{E}+00$ | $-1.251 \mathrm{E}+03$ |
| 8 | $8.000 \mathrm{E}+03$ | $1.340 \mathrm{E}-02 \quad 1$ | $1.252 \mathrm{E}-02$ 8 | $8.185 \mathrm{E}+01$ | $-1.355 \mathrm{E}+03$ |
| 9 | $9.000 \mathrm{E}+03$ | $9.838 \mathrm{E}-03$ | $9.191 \mathrm{E}-03$ 3 | $3.431 \mathrm{E}+01$ | $-1.582 \mathrm{E}+03$ |

TOTAL HARMONIC DISTORTION $=2.132541 \mathrm{E}+01$ PERCENT
circuit in Fig.5.5(a) indicates a total harmonic distortion (THD) of of $21.32 \%$. The principal contribution to the THD comes from the crossover distortion.

The crossover distortion can be reduced by including the class B stage in a negative feedback loop with a high gain amplifier (i.e., an operational amplifier). The circuit is shown in figure 5.6(a). The output waveform now appears as in figure 5.6(b). The Fourier analysis data shows a THD of only $0.093 \%$.

| DC COMPONENT $=-7.467272 \mathrm{E}-05$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| HARMONIC | FREQUENCY F | FOURIER | NORMALIZED | PHASE | NORMALIZED |
| NO | (HZ) COM | MPONENT | COMPONENT | (DEG) | PHASE (DEG) |
| 1 | $1.000 \mathrm{E}+03$ | $1.977 \mathrm{E}+00$ | $1.000 \mathrm{E}+00$ | -1.800E+02 | $2.000 \mathrm{E}+00$ |
| 2 | $2.000 \mathrm{E}+03$ | $1.595 \mathrm{E}-04$ | $8.070 \mathrm{E}-05$ | $1.850 \mathrm{E}+01$ | $3.784 \mathrm{E}+02$ |
| 3 | $3.000 \mathrm{E}+03$ | $1.154 \mathrm{E}-03$ | $5.839 \mathrm{E}-04$ | $-1.329 \mathrm{E}+02$ | 2.070E+02 |
| 4 | $4.000 \mathrm{E}+03$ | $2.000 \mathrm{E}-05$ | $1.012 \mathrm{E}-05$ | $-1.010 \mathrm{E}+01$ | $7.098 \mathrm{E}+02$ |
| 5 | $5.000 \mathrm{E}+03$ | $9.928 \mathrm{E}-04$ | $5.023 \mathrm{E}-04$ | $-1.613 \mathrm{E}+02$ | $7.385 \mathrm{E}+02$ |
| 6 | $6.000 \mathrm{E}+03$ | $1.960 \mathrm{E}-05$ | $9.914 \mathrm{E}-06$ | $-8.828 \mathrm{E}+01$ | 19.915E+02 |
| 7 | $7.000 \mathrm{E}+03$ | $8.112 \mathrm{E}-04$ | $4.104 \mathrm{E}-04$ | $1.667 \mathrm{E}+02$ | $1.426 \mathrm{E}+03$ |
| 8 | $8.000 \mathrm{E}+03$ | $3.022 \mathrm{E}-05$ | $1.529 \mathrm{E}-05$ | $-1.319 \mathrm{E}+02$ | $1.308 \mathrm{E}+03$ |
| 9 | $9.000 \mathrm{E}+03$ | $6.182 \mathrm{E}-04$ | $3.128 \mathrm{E}-04$ | $1.272 \mathrm{E}+02$ | $1.747 \mathrm{E}+03$ |

TOTAL HARMONIC DISTORTION $=9.308423 E-02$ PERCENT


Figure 5.6: Class B output stage with reduced crossover distortion arrangement (a) the schematic, (b) the output waveform.

### 5.1.2.2: Power Conversion Efficiency

Consider the illustrations shown in Fig. 5.7. The traces in red corresponds to conduction by the NPN BJT and the traces in blue are due to conduction of the PNP BJT. We have ignored the crossover distortion zone (dead-zone) in this case. If $\hat{v}_{o}$ is the peak value of the output voltage $v_{o}$ , the average signal power output is $\hat{v}_{o}{ }^{2} / 2 R_{L}$ (ignoring the dead-zone effect). For the positive half of $v_{I}$, the load current comprise of half sinusoids (ignoring the dead zone) like in a half-wave rectifier (red traces). So the average current will be $\frac{1}{\pi} \frac{\hat{v}_{o}}{R_{L}}$ (as obtained by Fourier Series expansion). Similarly, for the negative half of


Figure 5.7: Output wave shapes in class B operation (red trace due to $Q_{l}$, and blue trace due to $Q_{2}$ ). The crossover distortion component has been assumed negligible.
$v_{I}$, the load current will appear as a half-wave rectified form, but all the lobes will be in the negative direction now (blue traces in Fig.5.7). So the average dc current in this case will be $-\frac{1}{\pi} \frac{\hat{v}_{o}}{R_{L}}$.

When $v_{I}$ is $>0$, the dc power is consumed from $+V_{C C}$ supply. So the average power consumed is: $V_{C C} \frac{1}{\pi} \frac{\hat{v}_{o}}{R_{L}}$. When $\mathrm{v}_{\mathrm{I}}$ is $<0$, the dc power is consumed from $-V_{C C}$ supply. So the average power consumed is $\left(-V_{C C}\right)\left(-\frac{1}{\pi} \frac{\hat{v}_{o}}{R_{L}}\right)$.
Net average power consumed over the entire period of $v_{I}=2 V_{C C} \frac{1}{\pi} \frac{\hat{v}_{o}}{R_{L}}$. Then, power conversion efficiency is: (average signal power in $R_{L}$ ) / (average power consumed from the DC supply rails)

$$
=\left(\hat{v}_{o}^{2} / 2 R_{L}\right) /\left(2 V_{C C} \hat{v}_{o} / \pi R_{L}\right)
$$

In an ideal case (ignoring $\mathrm{v}_{\mathrm{CE}, \text { sat }}$, of the BJT devices), $\hat{v}_{o} \cong V_{C C}$. So the best case efficiency $\eta$ will be $\pi / 4$,i.e., about $78.5 \%$. Maximum average signal power available from a class B output stage is obtained by putting $\hat{v}_{o} \cong V_{C C}$, and is $(1 / 2)\left(V_{C C}{ }^{2} / R_{L}\right)$.

### 5.1.2.3: Power Dissipation in the Devices (i.e., transistors) for class B operation

In class B stage, no power is dissipated under quiescent (no signal) condition. When a signal is applied, a certain part of the power is dissipated as heat in the device. This can be figured out as follows.

$$
P_{D}=P_{\text {sup }}-P_{L}=\mathrm{DC} \text { supply power }- \text { average signal power at load. }
$$

Since (for sinusoidal output signal) $\left.P_{L}\right|_{\text {avg }}=v_{o}{ }^{2} / 2 R_{L}$, and $P_{\text {sup }}=2 \hat{\nu}_{o} V_{C C} / \pi R_{L}$,

$$
P_{D}=\frac{2}{\pi} \frac{\hat{v}_{o}}{R_{L}} V_{C C}-\frac{1}{2} \frac{\hat{v}_{o}^{2}}{R_{L}} \text {. Thus, } P_{D} \text { depends on } v_{O} \text { by a non-linear (i.e., quadratic) relation. }
$$

So, a maximum or minimum of $\mathrm{P}_{\mathrm{D}}$ is possible, as a function of $v_{o}$. This can be formed, by letting $\partial P_{D} / \partial \hat{v}_{o}=0$, and checking the sign of $\partial^{2} P_{D} / \partial \hat{v}_{o}^{2}$. The procedure leads to an optimum value for $v_{o}, v_{o} \mid \mathrm{opt}=(2 / \pi) V_{C C}$ for a maximum of $P_{D}$. Then, $P_{\left.D\right|_{\max }}$ (by substituting $v_{o}=(2 / \pi) V_{C C}$ ) in the above expression) $=\frac{2}{\pi^{2}} \frac{V_{C C}{ }^{2}}{R_{L}}$ (see Fig.5.8).


Figure 5.8: Plot of power dissipation with output voltage magnitude

One- half of this power is dissipated in each of the P-and N type BJT. So each transistor dissipates a maximum power of $\left.\mathrm{P}_{\mathrm{D}}\right|_{\max } / 2$, i.e., $\frac{1}{\pi^{2}} \frac{V_{C C}{ }^{2}}{R_{L}}$; a fact to be considered to choose proper BJT devices for the design of the output stage.

When the transistors dissipates maximum power, the efficiency drops. Thus, $\eta=\left.\frac{\pi}{4} \frac{\hat{v}_{o}}{V_{C C}}\right|_{\hat{v}_{o}=\frac{2}{\pi} V_{C C}}=\frac{1}{2}$, i.e., $50 \%$ only.

Example 5.1.2.1:

Example 5.1.2.1: In a class B output stage we need the average output signal power to be 20 W across an $8 \Omega$ load. The DC supply should be about 5 V greater than the peak output voltage. Determine
(i) DC supply required.
(ii) Peak current drawn from each supply.
(iii) Total power drawn from the DC supplies.
(iv) Power conversion efficiency.
(v) Power dissipation in each transistor of the class B circuit.

Solution/hints: (i) $P_{L}=\frac{1}{2} \frac{\hat{v}_{o}^{2}}{R_{L}}=20$, gives $\hat{v}_{o}=17.9 \mathrm{~V}$. Then $V_{C C}=\left|-V_{C C}\right|=5+17.9 \cong 23 \mathrm{~V}$.
(ii) Peak current $=\frac{17.9}{8}=2.24 \mathrm{~A}$ drawn from each supply.
(iii) Average current drawn from each supply is $\frac{\hat{i}_{L}}{\pi}=0.713 \mathrm{~A}$. So average DC power drawn from the two DC supplies is $2 \times 23 \times 0.713=32.79 \mathrm{~W}$.
(iv) Power conversion efficiency $\eta=\frac{20}{32.79} \rightarrow 61 \%$
(v) Power dissipation in each transistor $(32.79-20) / 2=6.4 \mathrm{~W}$. The maximum power dissipation in each transistor will be $\frac{V_{C C}^{2}}{\pi^{2}} \frac{1}{R_{L}} \cong 6.7 \mathrm{~W}$

### 5.1.3: Class AB Operation

### 5.1.3.1: Principle of operation

In class AB operation, a small DC bias is added to the base of a complementary (i.e., PNP-NPN BJT, or PMOS-NMOS devices) pair. As a result, with input signal $v_{I}=0$, a small quiescent current $I_{Q}$ flows. The load current $\mathrm{i}_{\mathrm{L}}$ remains $=0$. Thus consider the schematic in Fig. 5.9. For $v_{I}$ $=0, i_{L}=0, i_{P}=i_{N}=I_{Q}=I_{S} e^{V_{B B} / 2 V_{T}}$, where we have assumed $I_{S}$ for both NPN and PNP device as same. The bias voltage $V_{B B}$ is set up to produce the required $I_{Q}$.

When $v_{I}$ increases $Q_{N}$ conducts more since $v_{B E N}$ becomes higher than $V_{B B} / 2$; similarly $Q_{P}$ conducts less since $v_{E B P}$, goes below $V_{B B} / 2$. The difference $i_{N}-i_{P}=i_{L}$ flows out as load


Figure 5.9: Schematic of a basic class AB output amplifier using BJT devices current $i_{L}$ producing the output $v_{o}=i_{L} R_{L}$, increasing in the positive direction. Specifically, $v_{o}=$ $v_{I}+V_{B B} / 2-v_{\text {BEN }}$.

The increase in $i_{N}$ is accompanied by a corresponding decrease (or vice versa) in $i_{P}$ in accordance with the relation as derived below.
$v_{B E N}+v_{E B P}=V_{B B}, i_{N}=I_{S} e^{v_{B E N} / V_{T}}, \quad i_{P}=I_{S} e^{v_{E B P} / V_{T}}$. Then, $v_{B E N}=V_{T} \ln \left(i_{N} / I_{S}\right), \quad v_{E B P}=V_{T} \ln \left(i_{P} / I_{S}\right)$, while from $I_{Q}=I_{S} e^{V_{B B} / 2 V_{T}}$, we get: $V_{B B}=2 V_{T} \ln \left(I_{Q} / I_{S}\right)$. Then, $V_{T} \ln \left(i_{N} / I_{S}\right)+V_{T} \ln \left(i_{P} / I_{S}\right)=2 V_{T} \ln \left(I_{Q} / I_{S}\right)$, leading to $i_{N} i_{P}=I_{Q}{ }^{2}$, which holds right from the quiescent point (i.e., $v_{I}=0$ ). The equation $i_{N} i_{P}=I_{Q}{ }^{2}$ can be combined with $i_{L}=i_{N}-i_{P}$ to solve for either $i_{N}$ or $i_{P}$ in terms of $I_{Q}$ and $i_{L}$ in a quadratic equation of the form, for example, in $i_{N}$ (substituting $i_{P}=i_{N}-i_{L}$ ):

$$
i_{N}{ }^{2}-i_{L} i_{N}-I_{Q}{ }^{2}=0
$$

When $v_{I}$ goes negative, $v_{E B P}$ increases, $v_{B E N}$ decreases, $i_{N}$ decreases, $i_{P}$ increases, $i_{L}$ reverses sign and $v_{o}$ decreases towards negative values thereby following $v_{I}$ again. This accounts for the negative going swing of $v_{o}$. Thus the push-pull action as in class B stage continues. Since $I_{Q} \neq 0$
, transition of conduction from the NMOS to PMOS occurs in a smooth manner. Cross-over distortion is thereby reduced considerably.
Figure 5.10(a) shows the PSpice schematic of a class AB output stage. Figure 5.10(b) shows the output waveform for an input signal of 1 kHz with 2 V amaplitude. The crossover distortion zone is considerably reduced compared with that in Fig.5.5(c) (class B output stage).

Example 5.1.3.1: For a class AB stage shown in figure 5.11, consider the given data:
$V_{C C}=15 \mathrm{~V} ; R_{L}=100 \Omega ; v_{o}=10 \operatorname{Sin} \omega$ t; the output devices $Q_{P}$ and $Q_{N}$ are matched with $I_{S}=10^{-13} \mathrm{~A}$; $h_{F E}=50$; The biasing diodes have $1 / 3^{\text {rd }}$ the junction area of the output devices.

Find (i) The value of required $I_{\text {Bias }}$ so that a minimum of 1 mA current flows through the biasing diodes all the time.
(ii) The zero signal (i.e., quiescent) bias current through the output devices.
(iii) Quiescent power dissipation in the devices.
(iv) $V_{B B}$ for $v_{o}=0$
(v) $V_{B B}$ for $v_{o}=10 \mathrm{~V}$ peak

(a)

(b)

Figure 5.10: Performance of a class AB output stage; (a) PSpice schematic, (b) output waveform for 1 kHz input sinusoidal signal of 2 V amplitude.


Figure 5.11 (refer Example 5.1.3.1)
Solution/hints:
(i) Since $v_{o}$ (peak) is $10 \mathrm{~V}, i_{L}($ peak $)=\hat{i}_{L}=0.1 \mathrm{~A}$.

For maximum positive swing of $v_{o},\left.i_{N}\right|_{\max }=\hat{i}_{L}=0.1 \mathrm{~A}=100 \mathrm{~mA}$.
Then $\left.i_{B N}\right|_{\max }=100 / h_{F E}==2 \mathrm{~mA}$. The current through the diode column follows the KCL equation: $I_{D}=I_{\text {Bias }}-i_{B N}$. Then for a minimum value of $I_{D}=1 \mathrm{~mA}$, we must have $I_{\text {Bias }} \geq$ 3 mA
(ii) Let $I_{\text {Bias }}=3 \mathrm{~mA}$. Since $Q_{N}, Q_{P}$ has three times the junction area relative to the biasing diodes $\left(D_{1}, D_{2}\right), I_{Q}$ for the output devices will be three times of 3 mA , i.e., 9 mA .
(iii) Quiescent power dissipation is $2 \times 15 \times 9=270 \mathrm{~mW}$.
(iv) For $v_{o}=0, i_{B N}=9 / 50=0.18 \mathrm{~mA}$. Then $I_{D}=3-0.18=2.82 \mathrm{~mA}$. For the diodes $I_{S}^{\prime}=I_{S} / 3=0.33 \times 10^{-14} \mathrm{~mA}$. We now have to use the diode I-V equation $I_{D}=I_{S}^{\prime} \exp \left({ }^{V_{B B}} / 2 V_{T}\right)$, with $V_{T}=25 \mathrm{mV}$ (assumed since no other value is provided). Thus, $V_{B B}=1.26 \mathrm{~V}$.
(v) For $v_{o}($ peak $)=10 \mathrm{~V}, i_{B N}=2 \mathrm{~mA}, I_{D}=1 \mathrm{~mA}, V_{B B}=1.21 \mathrm{~V}$.

In practice two diode connected transistors can be used for $D_{1}$, and $D_{2}$.
5.2: Different techniques for deriving the bias voltage $V_{\underline{B B}}$

### 5.2.1: Class AB biasing circuit using $V_{B E}$ multiplier

Figure 5.12 shows a popular technique to derive the biasing voltage $V_{B B}$ in class AB output stage. In transistor $\mathrm{Q}_{1}$, if the base current is neglected, we can see that $V_{B E 1}=I_{R} \cdot R_{1}$. Then, $V_{B B}=I_{R}\left(R_{1}+R_{2}\right)=V_{B E 1}\left(1+\frac{R_{2}}{R_{1}}\right)$. Hence the name $V_{B E}$-multiplier. Choosing the ratio $\mathrm{R}_{2} / \mathrm{R}_{1}$, any suitable $V_{B B}$ value (greater than $V_{B E 1}$ ) can be generated.


Figure 5.12: Class AB stage with $V_{B E}$ multiplier circuit.
$V_{B E 1}$ is basically related to the collector current of $Q_{1}$. Thus, $I_{C 1}=I_{S 1}{ }^{V_{B E 1} / V_{T}}$, where $I_{C 1}=I_{B i a s}$ $I_{R}$ (neglecting $\left.i_{B N}\right)$. Then $V_{B E 1}=V_{T} \ln \left(I_{C 1} / I_{S 1}\right)$. Another assumption is that during the positive half cycle or positive going swing of $v_{o}, i_{B N}$ increases and this might compete with $I_{C 1}$ since $I_{\text {Bias }}$ $=I_{C 1}+I_{R}+i_{B N}$. Since $i_{B N}$ is very small and even large change in $I_{C 1}$ may cause only little change in $V_{B E 1}$ (because of exponential $I-V$ relation), $V_{B E 1}$ and hence $V_{B B}$ remains substantially unchanged.

Example 5.2.1.1: For a class AB stage shown in figure 5.12, consider the following:
$V_{C C}=15 \mathrm{~V} ; R_{L}=100 \Omega ; v_{o}=10 \operatorname{Sin} \omega t$; the output devices $Q_{P}$ and $Q_{N}$ are matched with $I_{S}=10^{-13} \mathrm{~A}$; $h_{F E}=50$; In absence of any signal $I_{Q_{N}}=I_{Q_{p}}=2 \mathrm{~mA}$. The transistor $Q_{1}$ has $I_{S}=10^{-14} \mathrm{~A}$. The $I_{B i a s}$ has to drive a minimum of 1 mA through the $V_{B E}$ multiplier circuit when the maximum input signal drive occurs producing a corresponding maximum output voltage level of 10 V peak.

Provide a design for the $V_{B E}$ multiplier circuit.
Solution/hint: Following the case for Example 5.1.3.1, we see that for peak value of $v_{o}$ (i.e., $10 \mathrm{~V}), i_{L}($ peak $)=\hat{i}_{L}=0.1 \mathrm{~A}=\left.i_{N}\right|_{\text {max }}$.

Then $\left.i_{B N}\right|_{\max }=100 / h_{F E}==2 \mathrm{~mA}$. Thus $I_{\text {Bias }}=I_{R}+I_{Q 1}+\left.i_{B N}\right|_{\max }$ must be $\geq 3 \mathrm{~mA}$. The 1 mA current through the $V_{B E}$ multiplier circuit can be distributed as $I_{R}=0.5 \mathrm{~mA}$, and $I_{Q_{1}}=0.5 \mathrm{~mA}$.

With minimum signal drive (i.e., $v_{o}=0$ ) the entire $I_{\text {Bias }}$ of 3 mA will be divided between $I_{R}$ and $I_{Q_{1}}$. We will assume the distribution as $I_{R}=0.5 \mathrm{~mA}$ and $I_{Q_{1}}=2.5 \mathrm{~mA}$. For $V_{o}=0$, the condition $I_{Q_{N}}=I_{Q_{P}}=2 \mathrm{~mA}$, leads to $V_{B B}=2 V_{T} \ln \left(2 \times 10^{-3} / 10^{-13}\right)=1.185 \mathrm{~V}$. This being the voltage drop across $R_{1}, R_{2}$ in series with $I_{R}=0.5 \mathrm{~mA}$, we can deduce $R_{1}+R_{2}=2.38 \mathrm{k} \Omega$. At the same time the value $I_{Q_{1}}=2.5 \mathrm{~mA}$ provides $V_{B E 1}=V_{T} \ln \left(2.5 \times 10^{-3} / 10^{-14}\right)=0.66 \mathrm{~V}$. Hence $R_{1}$ $=0.66 \mathrm{~V} / 0.5 \mathrm{~mA}=1.32 \mathrm{k} \Omega$. Then $R_{2}=1.06 \mathrm{k} \Omega$.

### 5.2.2: Class AB biasing circuit using complementary CC stages

Figure 5.13 shows an arrangement where a complementary pair of common collector (CC) BJT devices are used to provide the $V_{B B}$ bias to the output transistors $Q_{P}$ and $Q_{N}$. The resistances $R_{E 1}$, $R_{E 2}$ ensure to stabilize the DC bias current through $Q_{N}, Q_{P}$ transistors. The resistances $R_{1}$, and $R_{2}$ are designed to provide the required $V_{B B}=V_{E 1}-V_{E 2}$, where $V_{E 1}$ and $V_{E 2}$ are dependent upon the DC bias component in $v_{I}$, the input signal.

### 5.2.3: Class AB output stage using compound transistors

Figures 5.14(a)-(b) show two compound transistor stages each of which is equivalent to a single transistor with an effective current gain factor equal to the product of the individual current gain factor of the constituent transistors. The arrangement in Fig.5.14(a) is also known as Darlington pair, while Fig.5.14(b) presents a compound PNP transistor.


Figure 5.13: Class AB stage with $V_{B B}$ biasing by complementary CC stages

For either of the cases, the current gain factor is $h_{F E}=h_{F E 1} h_{F E 2}$, where $h_{F E 1}, h_{F E 2}$ are the current gain factors of $Q_{1}$ and $Q_{2}$ respectively.

(a)

(b)

Figure 5.14:Compound transistors; (a) Darlington pair, (b) Compound PNP transistor A class AB output stage employing the compound transistors and a $V_{B E}$ multiplier circuit is shown in figure 5.15.


Figure 5.15 A class AB output stage with compound transistors biased by a $V_{B E}$ multiplier circuit.

### 5.3 Short Circuit Protection in Output Power Stages

Protecting the output stage from burn out because of accidental short circuit is an important concern in high output power system. Short circuit means $\mathrm{R}_{\mathrm{L}} \rightarrow 0$ by accident. A short circuit protection scheme for a class AB output stage is shown in Fig.5.16.


Figure 5.16: Class AB stage with short circuit protection by the transistor $Q_{3}$.

Basically any sudden surge of current in the output because of $R_{L} \rightarrow 0$, causes a drop across $R_{E 1}$ (or $R_{E 2}$ ) of such magnitude that the by-pass transistor $Q_{3}$ turns ON . Then $Q_{3}$ shunts away large part of the base bias drive current to $Q_{1}$. This way $Q_{1}$ is saved from a burn out. Note that for accidental short circuit $i_{L}>0$, so consideration of current in the opposite direction, i.e., protection of $\mathrm{Q}_{2}$ (the PNP) transistor does not arise. The disadvantage of the protection scheme is a slight reduction in the output voltage $v_{o}$ because of series voltage drop in $R_{E 1}$.

## 5.4: Power BJTs

Transistors that deliver large power have to carry large amount of currents. Thus they have to be of special construction, special packaging and special mounting. Since large amount of power is dissipated in the transistor, the collector-base junction area has to be large. Such dissipation of heat increases the junction temperature. Undue rise in temperature may damage the transistor. The wafer may fuse, the thin bonding wires may melt. Transistor manufactures specify a
maximum junction temperature $\mathrm{T}_{\mathrm{jmax}}$ which must not be exceeded while the device is in operation. For silicon devices this range from $150{ }^{\circ} \mathrm{C}$ to $200^{\circ} \mathrm{C}$. BJTs fabricated with high power dissipation ability are called power BJTs. The power level range from few watts to hundreds of watts.

### 5.5 Thermal considerations

### 5.5.1: Thermal Resistance

As the BJT junction temperature rises, heat is generated and is dissipated in the surrounding environment. This tends to lower the junction temperature. This is analogous to flow of current through a resistance trying to lower the voltage difference between the ends of the resistance. The temperature difference may be considered as a voltage difference while the power dissipated into the medium can be considered as a current. In the steady state in which the transistor is dissipating $P_{D}$ watts, the temperature rise of the junction relative to the surrounding ambience can be expressed as: $T_{j}-T_{A}=\theta_{j A} P_{D}$, where $\theta_{j A}$ is the thermal resistance between the junction and the ambience. $\theta_{j A}$ has the unit of ${ }^{\circ} \mathrm{C}$ per watt. In order that the transistor can dissipate large amount of power without raising the junction temperature above $T_{\text {max }}$, it is desirable to have as small value of $\theta_{j A}$ as possible. What it means that $T_{j}-T_{A}$ should be maintained constant, with $T_{j}$ $\rightarrow T_{j \text { max }}$, then $\theta_{j A} P_{D} \rightarrow$ constant. Hence, if $P_{D}$ increase, $\theta_{j A}$ must decrease. The relationship $T_{j}$ $-T_{A}=\theta_{j A} P_{D}$ can be depicted by an equivalent electric network as shown in Fig.5.17.


$$
T_{j}-T_{A}=P_{0} \cdot \theta_{j A}
$$

Figure 5.17: Equivalent circuit relating heat dissipation with rise of junction temperature The transistor manufacturers usually specify $T_{j \max }$, the maximum power dissipation at a particular ambient temperature $T_{A O}{ }^{\circ} \mathrm{C}$ (usually $25^{\circ} \mathrm{C}$ ) and the thermal resistance $\theta_{j A}$. These are related by $\theta_{j A}=\frac{T_{j \max }-T_{A O}}{P_{D O}}$.

At an ambient temperature $T_{A}$ higher than $T_{A O}$, the maximum allowable power dissipation $P_{D \max }$ can be obtained from the above relation by $P_{D \max }=\frac{T_{j \max }-T_{A}}{\theta_{j A}}$.

As $T_{A}$ becomes close to $T_{j \max }, P_{\text {Dmax }}$ decreases. For $T_{A}<T_{A O}$, it is assumed that $P_{D}$ is $=P_{D O}$, a steady state value. Only when $T_{A}>T_{A O}, P_{D}$ degrades or derates with a slope of minus $\frac{1}{\theta_{j A}}$. Utility of the above relationships can be understood by considering the following example.

Example 5.5.1.1: A BJT is specified to have a maximum power dissipation $P_{D O}$ of 2 W at $T_{A o}=25^{\circ} \mathrm{C}$, and a maximum junction temperature $T_{\text {jmax }}$ of $150^{\circ} \mathrm{C}$. Find (i) the thermal resistance of the device, (ii) the maximum power that can be safely dissipated at an ambient temperature of $50^{\circ} \mathrm{C}$.

Solution: (i) $\theta_{j A}=\frac{T_{j \max }-T_{A o}}{P_{D o}}=\frac{150-25}{2}=62.5^{\circ} \mathrm{C} / \mathrm{W}$
(ii) $P_{D \text { max }}=\frac{T_{j \max }-T_{A o}}{\theta_{j A}}=\frac{150-50}{62.5}=1.6 \mathrm{~W}$

### 5.5.2: Transistor Case and Heat Sink

In order to improve the heat dissipation capacity of a transistor, the transistor is encapsulated in a large area case with the collector connected to the case and the case is bolted to a large metal plate called heat sink. For high power transistors these heat sinks are also made of special structure with several fins, which increases the heat dissipating surface area without undue increase in volume. See the back of the power amplifiers, of your stereo system, for example. With all these interfaces, the equivalent thermal resistance becomes sum total of the thermal resistances of the elements. Thus, one can express $\theta_{j A}$ as $\theta_{j A}=\theta_{j C}+\theta_{C A}$, where $\theta_{j C}$ is the thermal resistance between the junctions of the transistor and the transistor case (package), $\theta_{C A}$ is the thermal resistance between the case and the ambient. $\theta_{j C}$ can be reduced by having a large metal case for packaging the transistor. $\theta_{C A}$ can be reducing using a heat sink, an option at the disposal of the amplifier and the package designer.

With a heat sink, $\theta_{C A}=\theta_{C S}+\theta_{S A}$. In this $\theta_{C S}$, is the thermal resistance between case to heat sink, and $\theta_{S A}$, is the heat sink to ambient thermal resistance. The overall electrical equivalent circuit can be modeled as shown in Fig.5.18. The power dissipation equation becomes: $T_{j}-T_{A}=P_{D}\left(\theta_{j C}+\theta_{C S}+\theta_{S A}\right)$.


$$
T_{j}-T_{A}=P_{D}\left(\theta_{j}+\theta_{C S}+\theta_{S A}\right)
$$

Figure 5.18: Transistor heat dissipation equivalent circuit with casing and heat sink.

It may be noted that the $\theta$ s in the above equation behave similar to conductance ,ie., thermal resistances connected in parallel. Device manufacturers also supply $\theta_{j C}$ and a derating curve of $P_{\text {Dmax }}$ versus case temperature $T_{C}$. If the device case temperature $T_{C}$ can be maintained in the range $T_{C O} \leq T_{C} \leq T_{j \text { max }}$, the maximum safe power dissipation is obtained when $T_{j}=T_{j \max }$, with $P_{D \max }=\frac{T_{j \max }-T_{C O}}{\theta_{j C}} . T_{C O}$ is usually taken as $25^{\circ} \mathrm{C}$. Figure 5.19 depicts several packaging and heat sinking arrangements for high power transistors.


Two packaging schemes: (a) and (b) for power transistors and (c) typical heat
Figure 5.19: Packaging and heat sinking arrangements for power transistors; (a), (b) two different packaging technique, (c) typical heat sink arrangement.
5.6: Large and Small signal parameters for Power BJT

1. At high currents the constant n in the exponential I-V characteristic assume a value close to 2, i.e., $i i_{C}=I_{S} e^{v_{B E} / 2 V_{T}}$.
2. $\beta$ is low, typically about 50 , but could be as low as 5 . It must be remembered that $\beta$ has a positive temperature coefficient.
3. At high currents $r_{\pi}$ becomes very small and hence the base material resistance $r_{x}$ assumes a dominant role.
4. The short circuit current gain transition frequency $f_{T}$ is low (few MHz only), $C_{\mu}$ becomes large (hundreds of pF ) and $C_{\pi}$ is even larger.
5. $I_{C B O}$ is large (few tens of micro amps.) and doubles every $10^{\circ} \mathrm{C}$ rise in temperature.
6. $B V_{\text {CEO }}$ is typically 50 to 100 V , but it can be as high as 500 V .
7. $I_{\text {Cmax }}$ is typically in the ampere range, but can become as high as 100 A .
